{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:07:33Z","timestamp":1730221653160,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/fdl.2017.8303890","type":"proceedings-article","created":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T21:58:25Z","timestamp":1519941505000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["Fault analysis in analog circuits through language manipulation and abstraction"],"prefix":"10.1109","author":[{"given":"Enrico","family":"Fraccaroli","sequence":"first","affiliation":[{"name":"Dept. of Computer Science, University of Verona, Verona, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Stefanni","sequence":"additional","affiliation":[{"name":"EDALAB s.r.l., Verona, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Franco","family":"Fummi","sequence":"additional","affiliation":[{"name":"Dept. of Computer Science, University of Verona, Verona, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Zwolinski","sequence":"additional","affiliation":[{"name":"ECS University of Southampton, Southampton SO17 1BJ, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","author":"kundert","year":"2005","journal-title":"Top-Down Design and Verification of Mixed-Signal Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470715"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1109\/4.278347","article-title":"Special Applications of the Voting Model for Bridging Faults","volume":"29","author":"acken","year":"1994","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref13","first-page":"751","article-title":"Behavior-level fault model for the closed-loop operational amplifier","volume":"16","author":"chang","year":"2000","journal-title":"Journal of Information Science and Engineering"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519522"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268909"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2010.6156601"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2590985"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2020721"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1006\/jsco.2001.0494"},{"key":"ref4","first-page":"251","author":"rana","year":"2013","journal-title":"Increasing Efficiency of Iso 26262 Verification and Validation by Combining Fault Injection and Mutation Testing with Model Based Development"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1772643.1772645"},{"key":"ref6","first-page":"1","article-title":"Practical random sampling of potential defects for analog fault simulation","volume":"2015 febru","author":"sunter","year":"2015","journal-title":"Proceedings - International Test Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527385"},{"key":"ref8","first-page":"1","article-title":"Fault Injection and Mixed-Level Simulation for Analog Circuits - A Case Study","author":"abughannam","year":"2016","journal-title":"ANALOG 2016 15 ITG\/GMM-Symposium ANALOG"},{"journal-title":"EDA for IC Implementation Circuit Design and Process Technology","year":"2006","author":"scheffer","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2010.5656336"},{"journal-title":"ISO\/DIS 26262 - Road vehicles - Functional safety ” Geneva Switzerland Tech Rep","year":"2011","key":"ref1"},{"journal-title":"Accellera Systems Initiative","article-title":"Verilog-AMS Language Reference Manual","year":"0","key":"ref9"},{"key":"ref20","article-title":"Analog models manipulation for effective integration in smart system virtual platforms","author":"lora","year":"2017","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref22","first-page":"105","author":"fin","year":"2004","journal-title":"LAERTE++ An Object Oriented High-Level TPG for SystemC Designs"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/BF01239077"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2010.5496665"}],"event":{"name":"2017 Forum on Specification and Design Languages (FDL)","start":{"date-parts":[[2017,9,18]]},"location":"Verona, Italy","end":{"date-parts":[[2017,9,20]]}},"container-title":["2017 Forum on Specification and Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8295776\/8303883\/08303890.pdf?arnumber=8303890","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T18:29:15Z","timestamp":1714760955000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8303890\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/fdl.2017.8303890","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}