{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T06:06:14Z","timestamp":1759730774013},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/fdl.2017.8303898","type":"proceedings-article","created":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T16:58:25Z","timestamp":1519923505000},"page":"1-8","source":"Crossref","is-referenced-by-count":14,"title":["Towards early validation of firmware-based power management using virtual prototypes: A constrained random approach"],"prefix":"10.1109","author":[{"given":"Vladimir","family":"Herdt","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hoang M.","family":"Le","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Grosse","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2014.6860690"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337436"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268921"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2555486.2555491"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2011.0352"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2013.6662154"},{"key":"ref16","first-page":"102","article-title":"Exploration of power domain partitioning for application-specific SoCs in system-level design","author":"wang","year":"2016","journal-title":"MBMV Workshop"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2723161"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSoC.2012.6376356"},{"key":"ref19","article-title":"CRAVE 2.0: The next generation constrained random stimuli generator for SystemC","author":"le","year":"0","journal-title":"DVCon 2014"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967016"},{"journal-title":"Quality-Driven SystemC Design","year":"2010","author":"gro?e","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2013.09.001"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0717"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818374"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488804"},{"journal-title":"IEEE Std 1666","year":"2011","key":"ref2"},{"journal-title":"Power limits of EDA","year":"2016","author":"bailey","key":"ref1"},{"journal-title":"Constraint-Based Verification","year":"2006","author":"yuan","key":"ref9"},{"journal-title":"Technical report TU Braunschweig","article-title":"HW-SW SystemC co-simulation SoC validation platform","year":"2012","key":"ref20"}],"event":{"name":"2017 Forum on Specification and Design Languages (FDL)","start":{"date-parts":[[2017,9,18]]},"location":"Verona","end":{"date-parts":[[2017,9,20]]}},"container-title":["2017 Forum on Specification and Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8295776\/8303883\/08303898.pdf?arnumber=8303898","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,6]],"date-time":"2020-02-06T12:12:17Z","timestamp":1580991137000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8303898\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/fdl.2017.8303898","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}