{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:06:31Z","timestamp":1747893991643,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/fdl.2018.8524050","type":"proceedings-article","created":{"date-parts":[[2018,11,8]],"date-time":"2018-11-08T18:21:35Z","timestamp":1541701295000},"page":"5-16","source":"Crossref","is-referenced-by-count":5,"title":["Simulation-based Holistic Functional Safety Assessment for Networked Cyber-Physical Systems"],"prefix":"10.1109","author":[{"given":"Enrico","family":"Fraccaroli","sequence":"first","affiliation":[]},{"given":"Davide","family":"Quaglia","sequence":"additional","affiliation":[]},{"given":"Franco","family":"Fummi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.23919\/DATE.2017.7926996"},{"year":"2013","author":"quaglia","journal-title":"SystemC Network Simulation Library-version 2","key":"ref11"},{"key":"ref12","first-page":"618","article-title":"Ideal: A systemc-based system-level simulator for wireless sensor networks","author":"du","year":"2010","journal-title":"2010 IEEE International Conference on Wireless Communications Networking and Information Security"},{"key":"ref13","first-page":"7","article-title":"IEC 61508: Functional safety of electrical\/electronic\/ programmable electronic safety-related systems","year":"2010","journal-title":"International Electrotechnical Commission"},{"key":"ref4","first-page":"392","article-title":"Sharc - simulation and verification of hierarchical embedded microelectronic systems,” Procedia Computer Science","volume":"109","author":"weissnegger","year":"2017","journal-title":"8th International Conference on Ambient Systems Networks and Technologies ANT-2017 and the 7th International Conference on Sustainable Energy Information Technology SEIT"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/2744769.2747924"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/DATE.2007.364641"},{"key":"ref5","first-page":"390","article-title":"A VHDL error simulator for functional test generation","author":"fin","year":"0","journal-title":"Proc of IEEE\/ACM DATE 2000"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1007\/s10836-012-5318-z"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/101.481204"},{"key":"ref2","first-page":"82","article-title":"SoC-level risk assessment using FMEA approach in system design with systemC","author":"chen","year":"0","journal-title":"Proc of IEEE SIES 2009"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/MIC.2017.2"},{"year":"1986","author":"stroustrup","journal-title":"C++ Programming","key":"ref9"}],"event":{"name":"2018 Forum on specification & Design Languages (FDL)","start":{"date-parts":[[2018,9,10]]},"location":"Garching","end":{"date-parts":[[2018,9,12]]}},"container-title":["2018 Forum on Specification & Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8501260\/8524032\/08524050.pdf?arnumber=8524050","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,11,26]],"date-time":"2018-11-26T18:10:16Z","timestamp":1543255816000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8524050\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fdl.2018.8524050","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}