{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:07:47Z","timestamp":1730221667404,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/fdl.2018.8524131","type":"proceedings-article","created":{"date-parts":[[2018,11,8]],"date-time":"2018-11-08T23:21:35Z","timestamp":1541719295000},"page":"5-16","source":"Crossref","is-referenced-by-count":2,"title":["From Low-Power to No-Power: Adaptive Clocking for Event-Driven Systems"],"prefix":"10.1109","author":[{"given":"Georg","family":"Glaser","sequence":"first","affiliation":[]},{"given":"Benjamin","family":"Saft","sequence":"additional","affiliation":[]},{"given":"Dominik","family":"Wrana","sequence":"additional","affiliation":[]},{"given":"Athanasios","family":"Gatzastras","sequence":"additional","affiliation":[]},{"given":"Eckhard","family":"Hennig","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1064","volume":"64","author":"barbosa","year":"2017","journal-title":"Implementation of Locally-Clocked XBM State Machines on FPGAs Using Synchronous CAD Tools"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2014.7032819"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.89"},{"key":"ref13","first-page":"1","article-title":"Modeling power consumption at system-level for design of power integrity-aware AMS-circuits","author":"pan","year":"2015","journal-title":"Forum on specification and Design Languages (FDL)"},{"journal-title":"IEEE Standard for SystemVerilog-Unified Hardware Design Specification and Verification Language IEEE Std 1800–2012 (Revision of 1800–2009)","year":"2013","key":"ref14"},{"journal-title":"Universal Verification Methodology (UVM) 1 1 User's Guide","year":"2011","author":"initiative","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063137"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/9780470665121"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CJECE.1996.7101991"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942037"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"journal-title":"Cadence Innovus User Guide Product Version 16 16","year":"2017","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185264"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"415","DOI":"10.1109\/81.841927","article-title":"Clock-gating and its application to low power design of sequential circuits","volume":"47","author":"wu","year":"2000","journal-title":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1995.375385"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/ELINFOCOM.2018.8330581"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2013.6519027"}],"event":{"name":"2018 Forum on specification & Design Languages (FDL)","start":{"date-parts":[[2018,9,10]]},"location":"Garching","end":{"date-parts":[[2018,9,12]]}},"container-title":["2018 Forum on Specification & Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8501260\/8524032\/08524131.pdf?arnumber=8524131","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T21:44:02Z","timestamp":1643233442000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8524131\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/fdl.2018.8524131","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}