{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T23:15:33Z","timestamp":1776813333034,"version":"3.51.2"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/fdl.2019.8876892","type":"proceedings-article","created":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:48:07Z","timestamp":1571705287000},"page":"1-8","source":"Crossref","is-referenced-by-count":6,"title":["Syntax-Guided Enumeration of Temporal Properties"],"prefix":"10.1109","author":[{"given":"Gianluca","family":"Martino","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gorschwin","family":"Fey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"},{"key":"ref11","first-page":"52","article-title":"Design and synthesis of synchronization skeletons using branching-time temporal logic","author":"clarke","year":"1981","journal-title":"Logics of Programs"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/4904.4999"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31424-7_38"},{"key":"ref14","author":"baier","year":"2008","journal-title":"Principles of Model Checking"},{"key":"ref15","article-title":"Coverage-guided CTL property enumeration for design understanding of sequential systems","author":"martino","year":"2018","journal-title":"International Workshop on Logic Synthesis (IWLS)"},{"key":"ref16","first-page":"1","article-title":"Syntax-guided synthesis","author":"alur","year":"2015","journal-title":"International Symposium on Dependable Software Engineering Theories Tools and Applications"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s100090100062"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45657-0_39"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39910-0_9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2241176"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2008.63"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013995"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837466"},{"key":"ref8","first-page":"133:1","article-title":"Multilevel design understanding: from specification to logic","author":"ray","year":"2016","journal-title":"International Conference on Computer-Aided Design (ICCAD)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858327"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/503272.503275"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644732"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.scico.2007.01.015"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61474-5_95"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1012"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s10009-016-0442-1"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48153-2_21"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314438"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781330"}],"event":{"name":"2019 Forum for Specification and Design Languages (FDL)","location":"Southampton, United Kingdom","start":{"date-parts":[[2019,9,2]]},"end":{"date-parts":[[2019,9,4]]}},"container-title":["2019 Forum for Specification and Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8870903\/8876891\/08876892.pdf?arnumber=8876892","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:09:55Z","timestamp":1657854595000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8876892\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/fdl.2019.8876892","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}