{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:07:49Z","timestamp":1730221669807,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/fdl.2019.8876905","type":"proceedings-article","created":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:48:07Z","timestamp":1571690887000},"page":"1-8","source":"Crossref","is-referenced-by-count":4,"title":["Formal Design, Co-Simulation and Validation of a Radar Signal Processing System"],"prefix":"10.1109","author":[{"given":"George","family":"Ungureanu","sequence":"first","affiliation":[]},{"given":"Timmy","family":"Sundstrom","sequence":"additional","affiliation":[]},{"given":"Anders","family":"Ahlander","sequence":"additional","affiliation":[]},{"given":"Ingo","family":"Sander","sequence":"additional","affiliation":[]},{"given":"Ingemar","family":"Soderquist","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.819898"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927270"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.736561"},{"journal-title":"Foundations of Parallel Programming","year":"2005","author":"skillicorn","key":"ref13"},{"key":"ref14","article-title":"Design of sensor signal processing with forsyde: Modeling, validation and synthesis","author":"ungureanu","year":"2019","journal-title":"KTH Royal Institute of Tehnology Tech Rep"},{"journal-title":"Realtime signal processing – dataflow visual and functional programming","year":"1995","author":"reekie","key":"ref15"},{"journal-title":"Modeling Embedded Systems and SoC's Concurrency and Time in Models of Computation","year":"2004","author":"jantsch","key":"ref16"},{"journal-title":"Algorithmic Skeletons Structured Management of Parallel Computation","year":"1989","author":"cole","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4471-0097-3_1"},{"journal-title":"ForSyDe-Atom API","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3299902.3311070"},{"journal-title":"SAE International","article-title":"Guidelines and methods for conducting the safety assessment process on civil airborne system and equipment","year":"1996","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2510366"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1561\/1000000034"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/365230.365257"},{"journal-title":"SAE International","article-title":"Guidelines for development of civil aircraft and systems","year":"2010","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1561\/1000000053"},{"journal-title":"Introduction to Airborne Radar","year":"2014","author":"stimson","key":"ref1"},{"key":"ref20","first-page":"1","article-title":"Semi-formal refinement of heterogeneous embedded systems by foreign model integration","author":"niaki","year":"2011","journal-title":"FDL 2011 Proceedings"},{"journal-title":"Hardware synthesis in ForSyDe","year":"2007","author":"acosta","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1988042.1988046"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6254-4_2"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-015-1078-1"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s11334-013-0223-x"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1145\/2808704.2754970","article-title":"Semantics driven hardware design, implementation, and verification with ReWire","volume":"50","author":"procter","year":"2015","journal-title":"ACM SIGPLAN Notices"}],"event":{"name":"2019 Forum for Specification and Design Languages (FDL)","start":{"date-parts":[[2019,9,2]]},"location":"Southampton, United Kingdom","end":{"date-parts":[[2019,9,4]]}},"container-title":["2019 Forum for Specification and Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8870903\/8876891\/08876905.pdf?arnumber=8876905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T23:09:55Z","timestamp":1657840195000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8876905\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/fdl.2019.8876905","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}