{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,29]],"date-time":"2025-03-29T16:40:20Z","timestamp":1743266420434,"version":"3.28.0"},"reference-count":38,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/fdl.2019.8876941","type":"proceedings-article","created":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:48:07Z","timestamp":1571705287000},"page":"1-8","source":"Crossref","is-referenced-by-count":4,"title":["RTL Assertion Mining with Automated RTL-to-TLM Abstraction"],"prefix":"10.1109","author":[{"given":"Tara","family":"Ghasempouri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Danese","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Graziano","family":"Pravadelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicola","family":"Bombieri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-8586-4","author":"boul\u00e9","year":"2008","journal-title":"Generating Hardware Assertion Checkers for Hardware Verification Emulation Post-Fabrication Debugging and OnLine Monitoring"},{"key":"ref33","first-page":"113","article-title":"Proving transaction and systemlevel properties of untimed SystemC TLM designs","author":"grosse","year":"2010","journal-title":"Proc of IEEE\/ACM MEMOCODE"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2006.1708698"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/10722167_40"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2006.319967"},{"key":"ref37","article-title":"Interestingness measures for association patterns: A perspective","author":"tan","year":"2000","journal-title":"Proceedings of Workshop on Postprocessing in Machine Learning and Data Mining"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/775047.775053"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/302405.302672"},{"year":"0","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICFEM.1998.730569"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271758"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429424"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1134285.1134325"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.scico.2007.01.015"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858327"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062206"},{"key":"ref17","first-page":"193","author":"danese","year":"2016","journal-title":"Automatic Generation and Qualification of Assertions on Control Signals a Time Window-Based Approach"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457129"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-Asia.2018.00021"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"282","DOI":"10.1016\/j.compeleceng.2005.04.001","article-title":"an automatic abv methodology enabling psl assertions across sld flow for socs modeled in systemc","volume":"31","author":"lahbib","year":"2005","journal-title":"Comput Electr Eng"},{"key":"ref4","first-page":"280","article-title":"Have I written enough properties? — A method of comparison between specification and implementation","author":"katz","year":"0","journal-title":"Proc of ACM CHARME"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863187"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2018.8573495"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2014.6841903"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"199","DOI":"10.1145\/1278480.1278529","article-title":"verification methodologies in a tlm-to-rtl design flow","author":"kasuya","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0110"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/503272.503275"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314438"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.187"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2241176"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644732"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2018.8681487"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6659015"},{"key":"ref21","article-title":"Automatic extraction of assertions from execution traces of behavioural models","author":"danese","year":"2015","journal-title":"Proc of ACM\/IEEE DATE"},{"key":"ref24","article-title":"Coverage estimation for symbolic model checking","author":"hoskote","year":"1999","journal-title":"Proc of ACM\/IEEE DAC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837466"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1012"},{"key":"ref25","article-title":"Dos and don’ts of CTL state coverage estimation","author":"jayakumar","year":"2003","journal-title":"Proc of ACM\/IEEE DAC"}],"event":{"name":"2019 Forum for Specification and Design Languages (FDL)","start":{"date-parts":[[2019,9,2]]},"location":"Southampton, United Kingdom","end":{"date-parts":[[2019,9,4]]}},"container-title":["2019 Forum for Specification and Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8870903\/8876891\/08876941.pdf?arnumber=8876941","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:09:55Z","timestamp":1657854595000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8876941\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/fdl.2019.8876941","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}