{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:56:00Z","timestamp":1771613760708,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,9,15]],"date-time":"2020-09-15T00:00:00Z","timestamp":1600128000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,15]],"date-time":"2020-09-15T00:00:00Z","timestamp":1600128000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,9,15]]},"DOI":"10.1109\/fdl50818.2020.9232932","type":"proceedings-article","created":{"date-parts":[[2020,11,3]],"date-time":"2020-11-03T21:18:39Z","timestamp":1604438319000},"page":"1-5","source":"Crossref","is-referenced-by-count":8,"title":["Beyond real number modeling: Comparison of analog modeling approaches"],"prefix":"10.1109","author":[{"given":"Wolfgang","family":"Scherr","sequence":"first","affiliation":[{"name":"Carinthia University of Applied Sciences,Dept. of Integrated Systems and Circuit Design,Villach,Austria"}]},{"given":"Karsten","family":"Einwich","sequence":"additional","affiliation":[{"name":"Coseda Technologies GmbH,Dresden,Germany"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2735383"},{"key":"ref3","article-title":"SPICE It Up: Understanding and Using Op-Amp Macromodels","author":"pickering","year":"2018","journal-title":"J Electro"},{"key":"ref10","author":"barnasconi","year":"0","journal-title":"SystemC AMS Extensions User's Guide"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2019.8795233"},{"key":"ref11","article-title":"Using EEnet to perform Electrical Equivalent Modeling in System Veriog","year":"2017","journal-title":"Tutorial Paper"},{"key":"ref5","article-title":"Solutions for Mixed-Signal SoC Verification","author":"karnane","year":"2012","journal-title":"Cadence White Paper"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICSTM.2017.8089120"},{"key":"ref8","article-title":"Efficiency Evaluation of a System Verilog-based Real Number Model","author":"georgoulopoulos","year":"2018","journal-title":"7th International Conference on Modern Circuits and Systems Technologies"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/OPTIM.2017.7975097"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.1990.66448"},{"key":"ref9","article-title":"Enabling Digital Mixed-Signal Verification of Loading Effects in Power Regulation using SystemVerilog User-Defined Nettype","author":"caicedo","year":"2019","journal-title":"DVCon Europe"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063033"}],"event":{"name":"2020 Forum for Specification and Design Languages (FDL)","location":"Kiel, Germany","start":{"date-parts":[[2020,9,15]]},"end":{"date-parts":[[2020,9,17]]}},"container-title":["2020 Forum for Specification and Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9226655\/9232930\/09232932.pdf?arnumber=9232932","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,5]],"date-time":"2022-12-05T16:17:45Z","timestamp":1670257065000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9232932\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,15]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fdl50818.2020.9232932","relation":{},"subject":[],"published":{"date-parts":[[2020,9,15]]}}}