{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T00:33:42Z","timestamp":1778373222745,"version":"3.51.4"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,9,15]],"date-time":"2020-09-15T00:00:00Z","timestamp":1600128000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,15]],"date-time":"2020-09-15T00:00:00Z","timestamp":1600128000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,15]],"date-time":"2020-09-15T00:00:00Z","timestamp":1600128000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,9,15]]},"DOI":"10.1109\/fdl50818.2020.9232940","type":"proceedings-article","created":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T17:17:53Z","timestamp":1604337473000},"page":"1-4","source":"Crossref","is-referenced-by-count":44,"title":["A Minimal RISC-V Vector Processor for Embedded Systems"],"prefix":"10.1109","author":[{"given":"Matthew","family":"Johns","sequence":"first","affiliation":[]},{"given":"Tom J.","family":"Kazmierski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"195","article-title":"A vector coprocessor architecture for embedded systems","author":"g","year":"0","journal-title":"2011 Int SoC Design Conf Proc"},{"key":"ref3","year":"0","journal-title":"Working Draft of the Proposed RISC-V V Vector Extension"},{"key":"ref10","first-page":"199","article-title":"A 45nm 1.3GHz 16.7 double-precision GFLOPS\/w RISC-V processor with vector accelerators","author":"l","year":"0","journal-title":"Proc ESSCIRC 2014 – 40th Eur Solid State Circuits Conf (ESSCIRC)"},{"key":"ref6","first-page":"847","article-title":"A high performance real-time edge detection system with NEON","author":"z","year":"0","journal-title":"Proc 2017 IEEE 12th Int Conf ASIC (ASICON)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261385"},{"key":"ref5","author":"patterson","year":"0","journal-title":"SIMD Instructions Considered Harmful"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/MM.2017.35","article-title":"The ARM Scalable Vector Extension","volume":"37","author":"s","year":"2017","journal-title":"IEEE Micro"},{"key":"ref7","author":"lorenser","year":"2016","journal-title":"The DSP capabilities of ARM Cortex-M4 and Cortex-M7 Processors (white paper)"},{"key":"ref2","author":"waterman","year":"2019","journal-title":"RISC-V Instruction Set Manual Volume I Unprivileged ISA Version 20190608-Base-Ratified"},{"key":"ref9","author":"grocutt","year":"0","journal-title":"Making Helium Why not just add Neon? (1\/4)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2950087"}],"event":{"name":"2020 Forum for Specification and Design Languages (FDL)","location":"Kiel, Germany","start":{"date-parts":[[2020,9,15]]},"end":{"date-parts":[[2020,9,17]]}},"container-title":["2020 Forum for Specification and Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9226655\/9232930\/09232940.pdf?arnumber=9232940","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T11:44:33Z","timestamp":1656330273000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9232940\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,15]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/fdl50818.2020.9232940","relation":{},"subject":[],"published":{"date-parts":[[2020,9,15]]}}}