{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:57:03Z","timestamp":1765357023324},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,8]],"date-time":"2021-09-08T00:00:00Z","timestamp":1631059200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,8]],"date-time":"2021-09-08T00:00:00Z","timestamp":1631059200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,8]],"date-time":"2021-09-08T00:00:00Z","timestamp":1631059200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,8]]},"DOI":"10.1109\/fdl53530.2021.9568385","type":"proceedings-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:10:42Z","timestamp":1635282642000},"source":"Crossref","is-referenced-by-count":3,"title":["Improving Parallelism in System Level Models by Assessing PDES Performance"],"prefix":"10.1109","author":[{"given":"Emad Malekzadeh","family":"Arasteh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainer","family":"Domer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"RISC Compiler and Simulator, Alpha Release V0.2.1: Out-of-Order Parallel Simulatable SystemC Subset","author":"liu","year":"2015","journal-title":"Technical Report CECS-TR-15-02 Center for Embedded and Cyber-physical Systems University of California Irvine"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.017"},{"key":"ref12","first-page":"1","article-title":"Going deeper with convolutions","author":"christian","year":"0","journal-title":"IEEE Conference on Computer Vision and Pattern Recognition CVPR 2015"},{"key":"ref13","first-page":"487","article-title":"A New Parallel SystemC Kernel Leveraging Manycore Architectures","author":"nicolas ventroux","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref14","first-page":"493","article-title":"SystemC-Link: Parallel SystemC Simulation Using Time-Decoupled Segments","author":"jan henrik weinstock","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref15","first-page":"1","article-title":"Time-decoupled parallel systemc simulation","author":"weinstock","year":"0","journal-title":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577356"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3358194"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2356469"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2016.2617284"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/11758549_89"},{"key":"ref8","first-page":"1","article-title":"Systemc-clang: An open-source framework for analyzing mixed-abstraction systemc models","author":"kaushik","year":"0","journal-title":"Proceedings of the 2013 Forum on specification and Design Languages (FDL) FDL"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/84537.84545"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1979.230182"},{"key":"ref9","article-title":"RISC Compiler and Simulator, Release V0.6.0: Out-of-Order Parallel Simulatable SystemC Subset","author":"liu","year":"2019","journal-title":"Technical Report CECS-TR-19-04 Center for Embedded and Cyber-physical Systems University of California Irvine"},{"key":"ref1","article-title":"An Untimed SystemC Model of GoogLeNet","author":"arasteh","year":"0","journal-title":"Proceedings of the International Embedded Systems Symposium"}],"event":{"name":"2021 Forum on specification & Design Languages (FDL)","location":"Antibes, France","start":{"date-parts":[[2021,9,8]]},"end":{"date-parts":[[2021,9,10]]}},"container-title":["2021 Forum on specification & Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9568274\/9568370\/09568385.pdf?arnumber=9568385","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:47:22Z","timestamp":1652197642000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9568385\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,8]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/fdl53530.2021.9568385","relation":{},"subject":[],"published":{"date-parts":[[2021,9,8]]}}}