{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:44:26Z","timestamp":1740102266384,"version":"3.37.3"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T00:00:00Z","timestamp":1694563200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T00:00:00Z","timestamp":1694563200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002347","name":"German Federal Ministry of Education and Research (BMBF)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,9,13]]},"DOI":"10.1109\/fdl59689.2023.10272131","type":"proceedings-article","created":{"date-parts":[[2023,10,9]],"date-time":"2023-10-09T18:23:26Z","timestamp":1696875806000},"page":"1-8","source":"Crossref","is-referenced-by-count":2,"title":["Virtual Prototype Driven Application Specific Hardware Optimization"],"prefix":"10.1109","author":[{"given":"Jan","family":"Zielasko","sequence":"first","affiliation":[{"name":"DFKI GmbH,Cyber-Physical Systems,Bremen,Germany,28359"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"DFKI GmbH,Cyber-Physical Systems,Bremen,Germany,28359"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/3079856.3080247"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/EEEI.2010.5662163"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/FDL.2018.8524047"},{"volume-title":"RISC-V based Virtual Prototype","year":"2018","author":"Bremen","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/DDECS54261.2022.9770108"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/2749469.2750407"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ICCD46524.2019.00103"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/SBAC-PAD55451.2022.00031"},{"volume-title":"Spike RISC-V ISA simulator","year":"2023","key":"ref9"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1016\/j.sysarc.2022.102456"},{"volume-title":"The RISC-V Instruction Set Manual","year":"2018","author":"Waterman","key":"ref11"},{"volume-title":"RISC-V Foundation","year":"2015","key":"ref12"},{"key":"ref13","article-title":"RISC-V OFFERS SIMPLE, MODULAR ISA","author":"Kanter","year":"2016","journal-title":"Microprocessor Report"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1007\/978-3-030-54828-5"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ieeestd.2016.7448795"},{"volume-title":"The Next-Line Predictor (NLP)","year":"2023","key":"ref16"},{"volume-title":"Embench\u2122: Open benchmarks for embedded platforms","year":"2023","key":"ref17"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/JIOT.2018.2815038"}],"event":{"name":"2023 Forum on Specification & Design Languages (FDL)","start":{"date-parts":[[2023,9,13]]},"location":"Turin, Italy","end":{"date-parts":[[2023,9,15]]}},"container-title":["2023 Forum on Specification & Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10272030\/10272044\/10272131.pdf?arnumber=10272131","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T23:19:04Z","timestamp":1710371944000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10272131\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,13]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/fdl59689.2023.10272131","relation":{},"subject":[],"published":{"date-parts":[[2023,9,13]]}}}