{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T16:54:07Z","timestamp":1783097647553,"version":"3.54.6"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T00:00:00Z","timestamp":1694563200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T00:00:00Z","timestamp":1694563200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002347","name":"German Federal Ministry of Education and Research (BMBF)","doi-asserted-by":"publisher","award":["16ME0127"],"award-info":[{"award-number":["16ME0127"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,9,13]]},"DOI":"10.1109\/fdl59689.2023.10272224","type":"proceedings-article","created":{"date-parts":[[2023,10,9]],"date-time":"2023-10-09T18:23:26Z","timestamp":1696875806000},"page":"1-8","source":"Crossref","is-referenced-by-count":4,"title":["Minimally Invasive Generation of RISC-V Instruction Set Simulators from Formal ISA Models"],"prefix":"10.1109","author":[{"given":"S\u00f6ren","family":"Tempel","sequence":"first","affiliation":[{"name":"Institute of Computer Science, University of Bremen,Bremen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tobias","family":"Brandt","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christoph","family":"L\u00fcth","sequence":"additional","affiliation":[{"name":"Institute of Computer Science, University of Bremen,Bremen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"Institute of Computer Science, University of Bremen,Bremen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2887747.2804319"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1996.558311"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2020.101756"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470354"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-59451-5_3"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116522"},{"key":"ref20","year":"2019","journal-title":"ISA Formal Spec Public Review"},{"key":"ref11","year":"0","journal-title":"Spike a RISC-V ISA Simulator"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2004.8"},{"key":"ref10","author":"waterman","year":"2019","journal-title":"The RISC-V Instruction Set Manual Volume II Privileged Architecture"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3110268"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2016.7886675"},{"key":"ref1","author":"schutter","year":"2014","journal-title":"Better Software Faster! Best Practices in Virtual Prototyping"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SPW.2015.29"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-349-91518-7_11"},{"key":"ref19","article-title":"The state of sail","author":"armstrong","year":"0","journal-title":"SpISA 2019 Workshop on Instruction Set Architecture Specification"},{"key":"ref18","year":"0","journal-title":"Embench A modern embedded benchmark suite"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714912"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2012.6134619"},{"key":"ref9","author":"foundation","year":"2019","journal-title":"The RISC-V Instruction Set Manual Volume I User-Level ISA"},{"key":"ref4","article-title":"GRIFT: A richly-typed, deeply-embedded RISC-V semantics written in Haskell","author":"selfridge","year":"2019","journal-title":"SpISA 2019 Workshop on Instruction Set Architecture Specification"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3290384"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-38938-2_2"},{"key":"ref5","year":"0","journal-title":"Forvis A formal RISC-V ISA specification"}],"event":{"name":"2023 Forum on Specification & Design Languages (FDL)","location":"Turin, Italy","start":{"date-parts":[[2023,9,13]]},"end":{"date-parts":[[2023,9,15]]}},"container-title":["2023 Forum on Specification & Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10272030\/10272044\/10272224.pdf?arnumber=10272224","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,30]],"date-time":"2023-10-30T18:38:30Z","timestamp":1698691110000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10272224\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,13]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/fdl59689.2023.10272224","relation":{},"subject":[],"published":{"date-parts":[[2023,9,13]]}}}