{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:18:57Z","timestamp":1772569137506,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T00:00:00Z","timestamp":1725408000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T00:00:00Z","timestamp":1725408000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001858","name":"Vinnova","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001858","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,4]]},"DOI":"10.1109\/fdl63219.2024.10673877","type":"proceedings-article","created":{"date-parts":[[2024,9,19]],"date-time":"2024-09-19T17:22:20Z","timestamp":1726766540000},"page":"1-9","source":"Crossref","is-referenced-by-count":3,"title":["Multi-objective preference-free exact design space exploration of static DSP on multicore platforms"],"prefix":"10.1109","author":[{"given":"Rodolfo","family":"Jord\u00e3o","sequence":"first","affiliation":[{"name":"KTH Royal Institute of Technology,School of Electrical Engineering and Computer Science,Stockholm,Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fahimeh","family":"Bahrami","sequence":"additional","affiliation":[{"name":"KTH Royal Institute of Technology,School of Electrical Engineering and Computer Science,Stockholm,Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Yang","sequence":"additional","affiliation":[{"name":"KTH Royal Institute of Technology,School of Electrical Engineering and Computer Science,Stockholm,Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthias","family":"Becker","sequence":"additional","affiliation":[{"name":"KTH Royal Institute of Technology,School of Electrical Engineering and Computer Science,Stockholm,Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ingo","family":"Sander","sequence":"additional","affiliation":[{"name":"KTH Royal Institute of Technology,School of Electrical Engineering and Computer Science,Stockholm,Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kathrin","family":"Rosvall","sequence":"additional","affiliation":[{"name":"Scania CV AB,Södertälje,Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009446"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.33"},{"key":"ref3","volume-title":"Parallel Computer Architecture: A Hardware\/Software Approach","author":"Culler","year":"1999"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3133210"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3023973.3023977"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00011"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1201\/9781420048025"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456924"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484040"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3358204"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/acsd.2006.23"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-016-1193-7"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.16"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-017-7267-9_30"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3431814"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3647640"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SEAA.2012.20"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/0895-7177(93)90068-A"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s10601-012-9120-4"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1090\/qam\/102435"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-48085-3_24"},{"issue":"1","key":"ref22","volume-title":"SICStus prolog user\u2019s manual","volume":"1","author":"Carlsson","year":"2022"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40229-6_16"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref25","article-title":"Jenetics v7.2 User Manual","author":"Wilhelmst\u00f6tter","year":"2023"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.21105\/joss.04708"}],"event":{"name":"2024 Forum on Specification & Design Languages (FDL)","location":"Stockholm, Sweden","start":{"date-parts":[[2024,9,4]]},"end":{"date-parts":[[2024,9,6]]}},"container-title":["2024 Forum on Specification & Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10673814\/10673766\/10673877.pdf?arnumber=10673877","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,21]],"date-time":"2024-09-21T05:36:39Z","timestamp":1726896999000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10673877\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,4]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/fdl63219.2024.10673877","relation":{},"subject":[],"published":{"date-parts":[[2024,9,4]]}}}