{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:57:29Z","timestamp":1759334249229,"version":"build-2065373602"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T00:00:00Z","timestamp":1757462400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T00:00:00Z","timestamp":1757462400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,10]]},"DOI":"10.1109\/fdl68117.2025.11165271","type":"proceedings-article","created":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T17:24:10Z","timestamp":1758648250000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Leveraging Piecewise Composition to Infer Environment Constraints for Hardware Designs"],"prefix":"10.1109","author":[{"given":"Kaki","family":"Ryan","sequence":"first","affiliation":[{"name":"University of North Carolina,Chapel Hill"}]},{"given":"Cynthia","family":"Sturton","sequence":"additional","affiliation":[{"name":"University of North Carolina,Chapel Hill"}]}],"member":"263","reference":[{"article-title":"Assume-guarantee model checking","volume-title":"Spin Symposium (SPIN)","author":"Flanagan","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-39799-8_46"},{"article-title":"A platform for high-level parametric HW specification and its modular verification","volume-title":"Intl Conf on Functional Prog (ICFP)","author":"Choi","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-03542-0_21"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.34727\/2023\/isbn.978-3-85448-060-0_19"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48234-2_14"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36577-x_24"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1146238.1146250"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.2172\/2002996"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00071"},{"key":"ref11","article-title":"A recursive strategy for symbolic execution to find exploits in HW designs","volume-title":"Forml Methods & Security","author":"Zhang","year":"2018"},{"key":"ref12","article-title":"SylQ-SV: Scaling symbolic execution of hardware designs with query caching","volume-title":"ASPLOS","author":"Ryan","year":"2025"},{"article-title":"HW security benchmarks for open-source SystemVerilog designs","volume-title":"Secure Devt Conf (SecDev)","author":"Rogers","key":"ref13"}],"event":{"name":"2025 Forum on Specification & Design Languages (FDL)","start":{"date-parts":[[2025,9,10]]},"location":"St. Goar, Germany","end":{"date-parts":[[2025,9,12]]}},"container-title":["2025 Forum on Specification & Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11165265\/11165266\/11165271.pdf?arnumber=11165271","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T14:57:16Z","timestamp":1759244236000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11165271\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fdl68117.2025.11165271","relation":{},"subject":[],"published":{"date-parts":[[2025,9,10]]}}}