{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:55:48Z","timestamp":1759334148796,"version":"build-2065373602"},"reference-count":77,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T00:00:00Z","timestamp":1757462400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T00:00:00Z","timestamp":1757462400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,10]]},"DOI":"10.1109\/fdl68117.2025.11165276","type":"proceedings-article","created":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T17:24:10Z","timestamp":1758648250000},"page":"1-10","source":"Crossref","is-referenced-by-count":0,"title":["Performance Modeling and Analysis of Exposed Datapath Architectures"],"prefix":"10.1109","author":[{"given":"Klaus","family":"Schneider","sequence":"first","affiliation":[{"name":"RPTU University Kaiserslautern-Landau,Kaiserslautern,Germany"}]},{"given":"Demyana","family":"Selim","sequence":"additional","affiliation":[{"name":"RPTU University Kaiserslautern-Landau,Kaiserslautern,Germany"}]},{"given":"Nadine","family":"Kercher","sequence":"additional","affiliation":[{"name":"RPTU University Kaiserslautern-Landau,Kaiserslautern,Germany"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/1465482.1465560"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ACSD.2018.00020"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/2.982917"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/DATE.2004.1269067"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/MEMCOD.2016.7797759"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/SAMOS.2017.8344605"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ACSD.2017.20"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/MSP.2009.934110"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TC.1982.1675982"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ISPASS.2012.6189202"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TC.1987.5009501"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/MC.2004.65"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1007\/978-3-540-27776-7_36"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/GLSV.1994.289981"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1016\/S1383-7621(98)00046-0"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1023\/A:1007511206083"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ICCD53106.2021.00025"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/12.278481"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ISCA.2004.1310787"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/MM.2003.1240210"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1145\/3431920.3439473"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1007\/s11227-005-0290-3"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1145\/1508244.1508246"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/MM.2012.51"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/HPCA.2011.5749755"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1145\/42411.42415"},{"key":"ref27","first-page":"1","article-title":"SimPoint 3.0: Faster and more flexible program phase analysis","volume":"7","author":"Hamerly","year":"2005","journal-title":"Journal of Instruction-Level Parallelism"},{"issue":"12","key":"ref28","first-page":"343","article-title":"Using machine learning to guide architecture simulation","volume":"7","author":"Hamerly","year":"2006","journal-title":"Journal of Machine Learning Research"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/SAMOS.2011.6045474"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1007\/978-3-031-21867-5_2"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/TC.2023.3337313"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1007\/3-540-57877-3_29"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1287\/opre.9.6.841"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1109\/ISCA.1988.5222"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1145\/1168917.1168882"},{"doi-asserted-by":"publisher","key":"ref36","DOI":"10.1109\/MICRO.2006.6"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1109\/12.40844"},{"doi-asserted-by":"publisher","key":"ref38","DOI":"10.1109\/IPDPSW.2018.00022"},{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1109\/ISCA.2004.1310786"},{"doi-asserted-by":"publisher","key":"ref40","DOI":"10.1109\/TC.1973.5009159"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1109\/TC.1985.6312202"},{"doi-asserted-by":"publisher","key":"ref42","DOI":"10.1145\/344588.344618"},{"doi-asserted-by":"publisher","key":"ref43","DOI":"10.1145\/322217.322232"},{"doi-asserted-by":"publisher","key":"ref44","DOI":"10.1109\/ISCA.1992.753303"},{"doi-asserted-by":"publisher","key":"ref45","DOI":"10.1145\/1168857.1168881"},{"doi-asserted-by":"publisher","key":"ref46","DOI":"10.1145\/3358176"},{"doi-asserted-by":"publisher","key":"ref47","DOI":"10.1109\/PACT.1999.807388"},{"doi-asserted-by":"publisher","key":"ref48","DOI":"10.1145\/1168857.1168878"},{"doi-asserted-by":"publisher","key":"ref49","DOI":"10.1109\/ICPPW.2012.64"},{"doi-asserted-by":"publisher","key":"ref50","DOI":"10.1145\/192724.192730"},{"doi-asserted-by":"publisher","key":"ref51","DOI":"10.1109\/HPCA.1997.569691"},{"doi-asserted-by":"publisher","key":"ref52","DOI":"10.1109\/PACT.2001.953284"},{"key":"ref53","first-page":"71","article-title":"HLS: combining statistical and symbolic simulation to guide microprocessor designs","volume-title":"International Symposium on Computer Architecture (ISCA)","author":"Oskin"},{"doi-asserted-by":"publisher","key":"ref54","DOI":"10.1145\/339647.339668"},{"doi-asserted-by":"publisher","key":"ref55","DOI":"10.1145\/980152.980156"},{"doi-asserted-by":"publisher","key":"ref56","DOI":"10.1109\/MICRO.2006.19"},{"doi-asserted-by":"publisher","key":"ref57","DOI":"10.1145\/3470496.3533040"},{"doi-asserted-by":"publisher","key":"ref58","DOI":"10.1145\/3607869"},{"doi-asserted-by":"publisher","key":"ref59","DOI":"10.1145\/3519941.3535076"},{"key":"ref60","first-page":"45","article-title":"Virtual buffers for exposed datapath architectures","volume-title":"Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV)","author":"Schneider"},{"doi-asserted-by":"publisher","key":"ref61","DOI":"10.1145\/605397.605403"},{"doi-asserted-by":"publisher","key":"ref62","DOI":"10.1109\/TEC.1960.5219822"},{"doi-asserted-by":"publisher","key":"ref63","DOI":"10.1016\/0196-6774(86)90003-9"},{"key":"ref64","article-title":"Work Efficient Parallel Scheduling Algorithms","volume-title":"PhD thesis","author":"Stadtherr","year":"1998"},{"doi-asserted-by":"publisher","key":"ref65","DOI":"10.1109\/TC.2007.70817"},{"key":"ref66","article-title":"Design decisions in the implementation of a RAW architecture workstation","volume-title":"Master\u2019s thesis","author":"Taylor","year":"1999"},{"doi-asserted-by":"publisher","key":"ref67","DOI":"10.1109\/MM.2002.997877"},{"doi-asserted-by":"publisher","key":"ref68","DOI":"10.1109\/MICRO.1992.696993"},{"doi-asserted-by":"publisher","key":"ref69","DOI":"10.1007\/s11265-008-0172-z"},{"doi-asserted-by":"publisher","key":"ref70","DOI":"10.1145\/1736020.1736044"},{"doi-asserted-by":"publisher","key":"ref71","DOI":"10.1109\/2.612254"},{"doi-asserted-by":"publisher","key":"ref72","DOI":"10.1145\/106972.106991"},{"doi-asserted-by":"publisher","key":"ref73","DOI":"10.1109\/MM.2006.79"},{"doi-asserted-by":"publisher","key":"ref74","DOI":"10.1109\/TPDS.2013.125"},{"doi-asserted-by":"publisher","key":"ref75","DOI":"10.1109\/TC.2004.46"},{"doi-asserted-by":"publisher","key":"ref76","DOI":"10.1145\/280756.280943"},{"doi-asserted-by":"publisher","key":"ref77","DOI":"10.1145\/2845082"}],"event":{"name":"2025 Forum on Specification & Design Languages (FDL)","start":{"date-parts":[[2025,9,10]]},"location":"St. Goar, Germany","end":{"date-parts":[[2025,9,12]]}},"container-title":["2025 Forum on Specification & Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11165265\/11165266\/11165276.pdf?arnumber=11165276","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T13:09:50Z","timestamp":1759237790000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11165276\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,10]]},"references-count":77,"URL":"https:\/\/doi.org\/10.1109\/fdl68117.2025.11165276","relation":{},"subject":[],"published":{"date-parts":[[2025,9,10]]}}}