{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:56:41Z","timestamp":1759334201218,"version":"build-2065373602"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T00:00:00Z","timestamp":1757462400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T00:00:00Z","timestamp":1757462400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,10]]},"DOI":"10.1109\/fdl68117.2025.11165403","type":"proceedings-article","created":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T17:24:10Z","timestamp":1758648250000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Open-Source Timing-Monitor Co-Processor in RISC-V Safety Infrastructure"],"prefix":"10.1109","author":[{"given":"Sven","family":"Mehlhop","sequence":"first","affiliation":[{"name":"Institute for Information Technology,OFFIS,Oldenburg,Germany"}]},{"given":"J\u00f6rg","family":"Walter","sequence":"additional","affiliation":[{"name":"Institute for Information Technology,OFFIS,Oldenburg,Germany"}]},{"given":"Frank","family":"Oppenheimer","sequence":"additional","affiliation":[{"name":"Institute for Information Technology,OFFIS,Oldenburg,Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3166\/ejc.18.217-238"},{"year":"2024","key":"ref2","article-title":"VE-VIDES Project"},{"key":"ref3","article-title":"MULTIC-Tooling","author":"B\u00f6de","year":"2019","journal-title":"FAT-Schriftenreihe 316"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICPS48405.2020.9274713"},{"article-title":"Single source library for high-level modelling and hardware synthesis","year":"2024","author":"Moiseev","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.2307\/j.ctv153k6h0.68"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SYNASC.2018.00061"},{"author":"Sheladiya","key":"ref8","article-title":"CVA6 Repository - Instruction Trace Interface"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"year":"2024","key":"ref10","article-title":"Efficient Trace for RISC-V - V2.0.2"}],"event":{"name":"2025 Forum on Specification & Design Languages (FDL)","start":{"date-parts":[[2025,9,10]]},"location":"St. Goar, Germany","end":{"date-parts":[[2025,9,12]]}},"container-title":["2025 Forum on Specification & Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11165265\/11165266\/11165403.pdf?arnumber=11165403","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T13:47:59Z","timestamp":1759240079000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11165403\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/fdl68117.2025.11165403","relation":{},"subject":[],"published":{"date-parts":[[2025,9,10]]}}}