{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:58:14Z","timestamp":1759334294068,"version":"build-2065373602"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T00:00:00Z","timestamp":1757462400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T00:00:00Z","timestamp":1757462400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,10]]},"DOI":"10.1109\/fdl68117.2025.11165404","type":"proceedings-article","created":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T17:24:10Z","timestamp":1758648250000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Leveraging the Benefits of Information Flow Tracking for Detecting Hardware Design Flaws"],"prefix":"10.1109","author":[{"given":"Srinidhi Rathnakar","family":"Ganiga","sequence":"first","affiliation":[{"name":"Hamburg University of Technology,Institute of Embedded Systems,Hamburg,Germany"}]},{"given":"Bernhard J.","family":"Berger","sequence":"additional","affiliation":[{"name":"Hamburg University of Technology,Institute of Embedded Systems,Hamburg,Germany"}]},{"given":"Goerschwin","family":"Fey","sequence":"additional","affiliation":[{"name":"Hamburg University of Technology,Institute of Embedded Systems,Hamburg,Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-72725-3_6"},{"key":"ref2","first-page":"177","article-title":"Hardware security, vulnerabilities, and attacks: a comprehensive taxonomy","volume-title":"CEUR Workshop Proceedings","author":"Prinetto"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3173287"},{"year":"2025","key":"ref4","article-title":"CWE - Common Weakness Enumeration \u2014 cwe.mitre.org"},{"year":"2025","key":"ref5","article-title":"CAPEC \u2013 Common Attack Pattern Enumeration and Classification (CAPEC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3447867"},{"key":"ref7","first-page":"585","article-title":"Simultaneous information flow security and circuit redundancy in boolean gates","volume-title":"2012 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Hu"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240839"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45608-2_3"},{"year":"2025","key":"ref10","article-title":"CVE"},{"key":"ref11","article-title":"DuRTL"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID64188.2025.00047"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACCTCS58815.2023.00044"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CSITSS64042.2024.10816791"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549369"},{"article-title":"All artificial, less intelligence: Genai through the lens of formal verification","year":"2024","author":"Gadde","key":"ref16"},{"year":"2025","key":"ref17","article-title":"Jasper SPV App"},{"year":"2025","key":"ref18","article-title":"Radix Coverage for Hardware Common Weakness Enumeration (CWE) Guide \u2014 cycuity.com"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2016.225"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203772"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2331332"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927266"},{"key":"ref23","article-title":"Releases \u00b7 YosysHQ\/oss-cad-suite-build \u2014 github.com"},{"key":"ref24","article-title":"YosysHQ Docs documentation \u2014 yosyshq.readthedocs.io"}],"event":{"name":"2025 Forum on Specification & Design Languages (FDL)","start":{"date-parts":[[2025,9,10]]},"location":"St. Goar, Germany","end":{"date-parts":[[2025,9,12]]}},"container-title":["2025 Forum on Specification & Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11165265\/11165266\/11165404.pdf?arnumber=11165404","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T13:47:56Z","timestamp":1759240076000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11165404\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,10]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/fdl68117.2025.11165404","relation":{},"subject":[],"published":{"date-parts":[[2025,9,10]]}}}