{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:57:39Z","timestamp":1759334259247,"version":"build-2065373602"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T00:00:00Z","timestamp":1757462400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T00:00:00Z","timestamp":1757462400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,10]]},"DOI":"10.1109\/fdl68117.2025.11165408","type":"proceedings-article","created":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T17:24:10Z","timestamp":1758648250000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["A Quantitative Guide to Navigate Speed\/Accuracy Tradeoffs in System Level Design of RISC-V Processor Grids"],"prefix":"10.1109","author":[{"given":"Lars","family":"Luchterhandt","sequence":"first","affiliation":[{"name":"Paderborn University,Heinz Nixdorf Institute,Paderborn,Germany"}]},{"given":"Vivek","family":"Govindasamy","sequence":"additional","affiliation":[{"name":"University of California,Center for Embedded and Cyber-Physical Systems,Irvine,CA,USA"}]},{"given":"Yutong","family":"Wang","sequence":"additional","affiliation":[{"name":"University of California,Center for Embedded and Cyber-Physical Systems,Irvine,CA,USA"}]},{"given":"Christoph","family":"Scheytt","sequence":"additional","affiliation":[{"name":"Paderborn University,Heinz Nixdorf Institute,Paderborn,Germany"}]},{"given":"Wolfgang","family":"Mueller","sequence":"additional","affiliation":[{"name":"Paderborn University,Heinz Nixdorf Institute,Paderborn,Germany"}]},{"given":"Rainer","family":"D\u00f6mer","sequence":"additional","affiliation":[{"name":"University of California,Center for Embedded and Cyber-Physical Systems,Irvine,CA,USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-4515-6","volume-title":"SpecC: Specification Language and Design Methodology","author":"Gajski","year":"2000"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/b116588"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-6682-0","volume-title":"System Verilog for Design: A Guide to Using System Verilog for Hardware Design and Modeling","author":"Sutherland","year":"2004"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1457246.1457250"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3607548"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.4108\/nstools.2007.2010"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/ep.1985.0185"},{"key":"ref8","article-title":"A Grid of Processing Cells (GPC) with Local Memories","volume-title":"Center for Embedded and Cyber-physical Systems, UCI, Tech. Rep. CECS-TR-22-01","author":"D\u00f6mer","year":"2022"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2018.8640145"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref11","first-page":"1","article-title":"Building OpenLANE: A 130nm OpenROAD-based tapeout- proven flow : Invited paper","volume-title":"2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Shalan"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009071"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/77726.255192"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"article-title":"The raw processor: A composeable 32-bit fabric for embedded and general purpose computing","year":"2001","author":"Taylor","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2007.7482495"},{"key":"ref17","first-page":"1","article-title":"Towards a rocket chip based implementation of the RISCV GPC architecture","volume-title":"MBMV 2023; 26th Workshop","author":"Luchterhandt"},{"key":"ref18","first-page":"79","article-title":"Implementation of different communication structures for a rocket chip based RISC-V grid of processing cells","volume-title":"MBMV 2024; 27. Workshop","author":"Luchterhandt"},{"key":"ref19","first-page":"1","article-title":"Efficient implementation and abstraction of systemc data types for fast simulation","volume-title":"Forum on Specification & Design Languages, FDL 2011","author":"Bombieri"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2909209"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116522"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3708988"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546686"},{"key":"ref24","first-page":"1","article-title":"IEEE Standard for Standard SystemC Language Reference Manual","year":"2012","journal-title":"IEEE Std 1666-2011 (Revision of IEEE Std 1666-2005)"},{"key":"ref25","first-page":"1","article-title":"IEEE Standard for SystemVerilog\u2013Unified Hardware Design, Specification, and Verification Language","year":"2024","journal-title":"IEEE Std 1800-2023 (Revision of IEEE Std 1800-2017)"},{"key":"ref26","first-page":"1","article-title":"Case study on combining open-source tool flows for grids of processing cells","volume-title":"Open Source Solutions for Massively Parallel Integrated Circuits (OSSMPIC) Workshop at the Design, Automation and Test in Europe (DATE) Conference","author":"Luchterhandt"},{"key":"ref27","article-title":"The rocket chip generator","volume-title":"Tech. Rep. UCB\/EECS-2016-17","author":"Asanovi\u0107","year":"2016"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"volume-title":"Verilator","author":"Snyder","key":"ref30"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2016.2617284"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228382"}],"event":{"name":"2025 Forum on Specification & Design Languages (FDL)","start":{"date-parts":[[2025,9,10]]},"location":"St. Goar, Germany","end":{"date-parts":[[2025,9,12]]}},"container-title":["2025 Forum on Specification & Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11165265\/11165266\/11165408.pdf?arnumber=11165408","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T13:10:01Z","timestamp":1759237801000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11165408\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,10]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/fdl68117.2025.11165408","relation":{},"subject":[],"published":{"date-parts":[[2025,9,10]]}}}