{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T22:52:43Z","timestamp":1774738363212,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/fmcad.2008.ecp.9","type":"proceedings-article","created":{"date-parts":[[2008,12,1]],"date-time":"2008-12-01T16:36:21Z","timestamp":1228149381000},"page":"1-10","source":"Crossref","is-referenced-by-count":44,"title":["BackSpace: Formal Analysis for Post-Silicon Debug"],"prefix":"10.1109","author":[{"given":"Flavio M.","family":"De Paula","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcel","family":"Gort","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan J.","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223600"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/FAMCAD.2007.26"},{"key":"18","first-page":"34","article-title":"performance analysis and validation of the intel pentium 4 processor on 90nm technology","volume":"8","author":"singhal","year":"2004","journal-title":"Intel Technology Journal"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464520"},{"key":"16","article-title":"programmable logic core based post-silicon debug for socs","year":"2007","journal-title":"4th IEEE Silicon Debug and Diagnosis Workshop"},{"key":"13","year":"0"},{"key":"14","doi-asserted-by":"crossref","first-page":"373","DOI":"10.1145\/1391469.1391569","article-title":"ifra: instruction footprint recording and analysis for post-silicon bug localization in processors","author":"sung-boem park","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"11","author":"larouche","year":"0","journal-title":"Infusing Speed and Visibility into ASIC Verification"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041774"},{"key":"3","volume":"20","year":"2007","journal-title":"Embedded trace macrocell architecture specification"},{"key":"2","first-page":"1","article-title":"using magellan to diagnose post-silicon bugs","volume":"4","author":"ahlschlager","year":"2004","journal-title":"Synopsys Verification Avenue Technical Bulletin"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"10","first-page":"63","article-title":"full hold-scan systems in microprocessors: cost\/benefit analysis","volume":"8","author":"kuppuswamy","year":"2004","journal-title":"Intel Technology Journal"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2006.12"},{"key":"6","first-page":"91","article-title":"automating post-silicon debugging and repair","author":"chang","year":"2007","journal-title":"International Conference on Computer-Aided Design"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/0022-0000(79)90044-8"},{"key":"4","first-page":"294","article-title":"adding debug enhancements to assertion checkers for hardware emulation and silicon debug","author":"boule?","year":"2006","journal-title":"International Conference on Computer Design"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136712"},{"key":"8","first-page":"154","article-title":"efficient generation of monitor circuits for gste assertion graphs","author":"hu","year":"2003","journal-title":"International Conference on Computer-Aided Design"}],"event":{"name":"2008 Formal Methods in Computer-Aided Design (FMCAD)","location":"Portland, OR, USA","start":{"date-parts":[[2008,11,17]]},"end":{"date-parts":[[2008,11,20]]}},"container-title":["2008 Formal Methods in Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4689158\/4689159\/04689168.pdf?arnumber=4689168","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T10:13:46Z","timestamp":1497780826000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4689168\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/fmcad.2008.ecp.9","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}