{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T12:24:22Z","timestamp":1749903862844},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1109\/fmcad.2009.5351133","type":"proceedings-article","created":{"date-parts":[[2009,12,11]],"date-time":"2009-12-11T13:55:16Z","timestamp":1260539716000},"page":"108-115","source":"Crossref","is-referenced-by-count":3,"title":["Assume-guarantee validation for STE properties within an SVA environment"],"prefix":"10.1109","author":[{"given":"Zurab","family":"Khasidashvili","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gavriel","family":"Gavrielov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tom","family":"Melham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","article-title":"Formal verification using parametric representations of Boolean constraints","author":"aagaard","year":"1998","journal-title":"ACM\/IEEE Design Automation Conference"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/PGEC.1963.263531"},{"year":"0","key":"13"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/FAMCAD.2007.27"},{"year":"2008","author":"foster","journal-title":"Creating Assertion-Based IP","key":"11"},{"key":"12","doi-asserted-by":"crossref","first-page":"397","DOI":"10.1145\/127601.127701","article-title":"Formal hardware verification by symbolic ternary trajectory evaluation","author":"bryant","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1145\/775832.775834"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/DAC.1997.597138"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1007\/BF01383966"},{"year":"1800","journal-title":"and Verification Language IEEE Computer Society","article-title":"IEEE Standard for SystemVerilog Unified Hardware Design, Specification","key":"10"},{"year":"0","key":"7"},{"key":"6","first-page":"192","article-title":"Case study: Integrating FV and DV in the verification of the Intel\ufffd Core? 2 Duo microprocessor","author":"flaisher","year":"2007","journal-title":"Formal Methods in Computer Aided Design FMCAD 2007"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/TCAD.2005.850814"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1007\/s10009-002-0081-6"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1017\/S0956796805005757"},{"year":"1999","author":"clarke","journal-title":"Model checking","key":"8"}],"event":{"name":"2009 Formal Methods in Computer-Aided Design (FMCAD)","start":{"date-parts":[[2009,11,15]]},"location":"Austin, TX, USA","end":{"date-parts":[[2009,11,18]]}},"container-title":["2009 Formal Methods in Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5344684\/5351113\/05351133.pdf?arnumber=5351133","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T22:43:28Z","timestamp":1497825808000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5351133\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/fmcad.2009.5351133","relation":{},"subject":[],"published":{"date-parts":[[2009,11]]}}}