{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T15:51:19Z","timestamp":1778082679115,"version":"3.51.4"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1109\/fmcad.2009.5351146","type":"proceedings-article","created":{"date-parts":[[2009,12,11]],"date-time":"2009-12-11T18:55:16Z","timestamp":1260557716000},"page":"17-24","source":"Crossref","is-referenced-by-count":13,"title":["Enhanced verification by temporal decomposition"],"prefix":"10.1109","author":[{"given":"Michael L.","family":"Case","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hari","family":"Mony","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason","family":"Baumgartner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Kanzelman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","year":"0"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2005.1568812"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.106"},{"key":"13","year":"0"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/43.851997"},{"key":"11","year":"0"},{"key":"12","author":"biere","year":"2007","journal-title":"The AIGER And-Inverter Graph (AIG) Format"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.75"},{"key":"2","article-title":"Scalable Sequential Equivalence Checking across Arbitrary Design Transformations","author":"baumgartner","year":"2006","journal-title":"ICCD"},{"key":"1","year":"0"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266090"},{"key":"7","year":"0","journal-title":"Hardware Model Checking Competition 2008 Benchmarks"},{"key":"6","article-title":"Bounded Model Checking Using Satisfiability Solving","author":"clarke","year":"2001","journal-title":"FMSD"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560220"},{"key":"4","year":"0"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"8","article-title":"Scalable Automated Verification via Expert-System Guided Transformations","author":"mony","year":"2004","journal-title":"FMCAD"}],"event":{"name":"2009 Formal Methods in Computer-Aided Design (FMCAD)","location":"Austin, TX, USA","start":{"date-parts":[[2009,11,15]]},"end":{"date-parts":[[2009,11,18]]}},"container-title":["2009 Formal Methods in Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5344684\/5351113\/05351146.pdf?arnumber=5351146","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T02:30:19Z","timestamp":1489890619000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5351146\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/fmcad.2009.5351146","relation":{},"subject":[],"published":{"date-parts":[[2009,11]]}}}