{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:31:01Z","timestamp":1725456661689},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/fmcad.2015.7542248","type":"proceedings-article","created":{"date-parts":[[2016,8,15]],"date-time":"2016-08-15T16:28:56Z","timestamp":1471278536000},"page":"17-24","source":"Crossref","is-referenced-by-count":0,"title":["Compositional reasoning gotchas in practice"],"prefix":"10.1109","author":[{"given":"Chirag","family":"Agarwal","sequence":"first","affiliation":[]},{"given":"Paul","family":"Hylander","sequence":"additional","affiliation":[]},{"given":"Yogesh","family":"Mahajan","sequence":"additional","affiliation":[]},{"given":"Jonathan","family":"Michelson","sequence":"additional","affiliation":[]},{"given":"Vigyan","family":"Singhal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45187-7_28"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/10722167_14"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/BF01782772"},{"journal-title":"Model checking","year":"1999","author":"clarke","key":"ref5"},{"year":"2011","key":"ref8","article-title":"AMBA AXI and ACE protocol specification, issue D"},{"key":"ref7","first-page":"1","article-title":"IEEE Standard for System Verilog-Unified Hardware Design, Specification, and Verification Language","year":"2009","journal-title":"IEEE Std 80–2000"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48153-2_30"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-34188-5_10"},{"key":"ref1","article-title":"The art of verification with System Verilog assertions","author":"haque","year":"2006","journal-title":"Verification Central"}],"event":{"name":"2015 Formal Methods in Computer-Aided Design (FMCAD)","start":{"date-parts":[[2015,9,27]]},"location":"Austin, TX, USA","end":{"date-parts":[[2015,9,30]]}},"container-title":["2015 Formal Methods in Computer-Aided Design (FMCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7539356\/7542233\/07542248.pdf?arnumber=7542248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T16:54:11Z","timestamp":1489769651000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7542248\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/fmcad.2015.7542248","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}