{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T22:46:31Z","timestamp":1747867591813},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/fmcad.2015.7542265","type":"proceedings-article","created":{"date-parts":[[2016,8,15]],"date-time":"2016-08-15T20:28:56Z","timestamp":1471292936000},"page":"152-159","source":"Crossref","is-referenced-by-count":8,"title":["Simulation graphs for reverse engineering"],"prefix":"10.1109","author":[{"given":"Mathias","family":"Soeken","sequence":"first","affiliation":[]},{"given":"Baruch","family":"Sterin","sequence":"additional","affiliation":[]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[]},{"given":"Robert","family":"Brayton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.artint.2010.05.002"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10601-009-9074-3"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01818-3_5"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CCC.2005.7"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-39071-5_6"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: an academicindustrial-strength verification tool","author":"brayton","year":"2010","journal-title":"Computer Aided Venfication"},{"key":"ref16","first-page":"502","article-title":"An extensible SAT-solver","author":"e\u00e9n","year":"2003","journal-title":"Int'l Conf on Theory and Applications of Satisfiability Testing"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-012-0156-2"},{"key":"ref18","first-page":"737","article-title":"Yices 2.2","author":"dutertre","year":"2014","journal-title":"Computer Aided Verification"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(98)00014-5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2013.2294918"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008695706493"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276313"},{"key":"ref8","first-page":"83","article-title":"Template-based circuit understanding","author":"gasc\u00f3n","year":"2014","journal-title":"Formal Methods in Computer-Aided Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654215"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581568"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224325"},{"journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness","year":"1979","author":"garey","key":"ref9"}],"event":{"name":"2015 Formal Methods in Computer-Aided Design (FMCAD)","start":{"date-parts":[[2015,9,27]]},"location":"Austin, TX, USA","end":{"date-parts":[[2015,9,30]]}},"container-title":["2015 Formal Methods in Computer-Aided Design (FMCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7539356\/7542233\/07542265.pdf?arnumber=7542265","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T15:32:29Z","timestamp":1568302349000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7542265\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/fmcad.2015.7542265","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}