{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,20]],"date-time":"2024-09-20T16:15:46Z","timestamp":1726848946846},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/fmcad.2015.7542266","type":"proceedings-article","created":{"date-parts":[[2016,8,15]],"date-time":"2016-08-15T16:28:56Z","timestamp":1471278536000},"page":"160-167","source":"Crossref","is-referenced-by-count":19,"title":["Template-based synthesis of instruction-level abstractions for SoC verification"],"prefix":"10.1109","author":[{"given":"Pramod","family":"Subramanyan","sequence":"first","affiliation":[]},{"given":"Yakir","family":"Vizel","sequence":"additional","affiliation":[]},{"given":"Sayak","family":"Ray","sequence":"additional","affiliation":[]},{"given":"Sharad","family":"Malik","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2014","author":"hsing","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1806799.1806833"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44585-4_40"},{"year":"2001","author":"lysecky","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44798-9_17"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.286"},{"key":"ref16","article-title":"Formal Hard-ware\/Software Co-verification by Interval Property Checking with Abstraction","author":"nguyen","year":"2011","journal-title":"Design Automation Conference"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873611"},{"journal-title":"The design and analysis of efficient learning algorithms","year":"1992","author":"schapire","key":"ref18"},{"key":"ref19","article-title":"Combinatorial sketching for finite programs","author":"solar-lezama","year":"2006","journal-title":"Architectural Support for Programming Languages and Operating Systems"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-78800-3_24","article-title":"Z3: An Efficient SMT Solver","author":"de moura","year":"2008","journal-title":"Tools and Algorithms for the Construction and Analysis of Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-18275-4_7"},{"journal-title":"Technical Report","article-title":"180-2: Secure Hash Standard (SHS)","year":"2001","key":"ref6"},{"year":"2015","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254116"},{"journal-title":"Technical Report","article-title":"197: Announcing the Advanced Encryption Standard (AES)","year":"2001","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/0890-5401(87)90052-6"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2013.6679400"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2013.6679385"},{"year":"0","author":"str\u00f6mbergson","key":"ref20"},{"year":"2014","key":"ref22","article-title":"ABC: A System for Sequential Synthesis and Verification"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.7873\/DATE2014.326","article-title":"Formal Verification of Taint-Propagation Security Properties in a Commercial SoC Design","author":"subramanyan","year":"2014","journal-title":"Design Automation and Test in Europe"},{"year":"2015","author":"wolf","key":"ref24"},{"year":"2013","author":"teran","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2006.08.015"},{"key":"ref25","article-title":"Translation-based Co-verification","author":"xie","year":"2005","journal-title":"Formal Methods and Models for Co-Design"}],"event":{"name":"2015 Formal Methods in Computer-Aided Design (FMCAD)","start":{"date-parts":[[2015,9,27]]},"location":"Austin, TX, USA","end":{"date-parts":[[2015,9,30]]}},"container-title":["2015 Formal Methods in Computer-Aided Design (FMCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7539356\/7542233\/07542266.pdf?arnumber=7542266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T11:32:29Z","timestamp":1568287949000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7542266\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/fmcad.2015.7542266","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}