{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T22:55:07Z","timestamp":1725404107716},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpga.2002.1106659","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"35-44","source":"Crossref","is-referenced-by-count":13,"title":["Single-chip gigabit mixed-version IP router on Virtex-II Pro"],"prefix":"10.1109","author":[{"given":"G.","family":"Brebner","sequence":"first","affiliation":[]}],"member":"263","reference":[{"article-title":"Computer Networks and Internets","year":"2001","author":"comer","key":"ref4"},{"key":"ref3","first-page":"99","article-title":"Highly reconfigurable communication protocol multiplexing element for SCOPH","author":"brebner","year":"2001","journal-title":"Reconfigurable Technology Proceedings of SPIE 4525"},{"key":"ref10","first-page":"87","article-title":"Reprogrammable network packet processing on the Field Programmable Extender (FPX)","author":"lockwood","year":"2001","journal-title":"Proceedings of the International Symposium on Field-Programmable Gate Arrays"},{"key":"ref6","article-title":"Architecture and applications of PLATO","author":"dollas","year":"2001","journal-title":"Proc IEEE Symp Field-Programmable Custom Computing Machines"},{"year":"0","key":"ref11"},{"key":"ref5","first-page":"19","article-title":"A dynamically reconfigurable FPGA-based content addressable memory for Internet protocol characterization","author":"ditmar","year":"2000","journal-title":"Proceedings of the 17th International Conference on Field Programmable Logic and Applications"},{"year":"0","key":"ref12"},{"key":"ref8","first-page":"882","article-title":"A reconfigurable content addressable memory","author":"guccione","year":"2000","journal-title":"Proceedings of the Reconfigurable Architectures Workshop"},{"key":"ref7","first-page":"48","article-title":"Internet connected FPL","author":"fallside","year":"2000","journal-title":"Proceedings of the 17th International Conference on Field Programmable Logic and Applications"},{"key":"ref2","first-page":"25","article-title":"Runtime reconfigurable routing","author":"brebner","year":"1998","journal-title":"Proceedings of the Reconfigurable Architectures Workshop"},{"key":"ref9","article-title":"An aggregatable global unicast address format","author":"hinden","year":"1998","journal-title":"Internet Request for Comments"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44687-7_27"}],"event":{"name":"10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2002","acronym":"FPGA-02","location":"Napa, CA, USA"},"container-title":["Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8168\/24313\/01106659.pdf?arnumber=1106659","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:21:21Z","timestamp":1489425681000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106659\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpga.2002.1106659","relation":{},"subject":[]}}