{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:05:02Z","timestamp":1759147502663},"reference-count":29,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpga.2002.1106663","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T00:51:07Z","timestamp":1056588667000},"page":"77-86","source":"Crossref","is-referenced-by-count":15,"title":["Coarse-grain pipelining on multiple FPGA architectures"],"prefix":"10.1109","author":[{"given":"H.","family":"Ziegler","sequence":"first","affiliation":[]},{"family":"Byoungro So","sequence":"additional","affiliation":[]},{"given":"M.","family":"Hall","sequence":"additional","affiliation":[]},{"given":"P.C.","family":"Diniz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Bridging the gap between compilation and synthesis in the DEFACTO system","author":"diniz","year":"2001","journal-title":"Proc 14th Workshop on Languages and Compilers for Parallel Computing"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4515-6"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803668"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707890"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903392"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765937"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1006\/cviu.2000.0848"},{"key":"ref17","first-page":"1","article-title":"Detecting coarse-grain parallelism using an interprocedural parallelizing compiler","author":"hall","year":"1995","journal-title":"Proc of Supercomputing"},{"journal-title":"LeonardoSpectrum™ v2000 Rev 1 d Mentor Graphics Inc","year":"2000","key":"ref18"},{"journal-title":"Monet™ Mentor Graphics Inc","year":"1999","key":"ref19"},{"key":"ref28","first-page":"52","article-title":"Pipelined vectorization for reconfigurable systems","author":"weinhardt","year":"1999","journal-title":"IEEE Symp FPGAs for Custom Computing Machines"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765935"},{"journal-title":"The Stanford SUIF Compilation System Public Domain Software and Documentation","year":"0","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/73141.74822"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/197320.197366"},{"journal-title":"Virtex-II 1 5v FPGA complete data sheet ds031(v1 7) XILINX Inc","year":"2001","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/354880.354889"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903396"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707889"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279475"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503082"},{"journal-title":"Wildstar™ Reconfigurable Computing Engines User's Manual R3 3 Annapolis Microsystems Inc","year":"1999","key":"ref1"},{"journal-title":"Advanced Compiler Design and Implementation","year":"1997","author":"muchnik","key":"ref20"},{"journal-title":"Digital Signal Processing Principles Algorithms and Applications","year":"1992","author":"proakis","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.1999.814264"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/231379.231385"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/92.920828"},{"key":"ref26","article-title":"A compiler approach to fast design space exploration in FPGA systems","author":"so","year":"2002","journal-title":"Proc Conf Programming Language Design and Implementation"},{"key":"ref25","first-page":"27","article-title":"Parallelization and locality analysis for adaptive computing systems","author":"so","year":"1999","journal-title":"Proc Parallel Architectures and Compilation Techniques Workshop on Reconfigurable Computing"}],"event":{"name":"10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2002","acronym":"FPGA-02","location":"Napa, CA, USA"},"container-title":["Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8168\/24313\/01106663.pdf?arnumber=1106663","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T22:06:44Z","timestamp":1489442804000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106663\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/fpga.2002.1106663","relation":{},"subject":[]}}