{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T13:56:37Z","timestamp":1761486997864,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpga.2002.1106664","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T00:51:07Z","timestamp":1056588667000},"page":"89-97","source":"Crossref","is-referenced-by-count":23,"title":["FPGA-based template matching using distance transforms"],"prefix":"10.1109","author":[{"given":"S.","family":"Hezel","sequence":"first","affiliation":[]},{"given":"A.","family":"Kugel","sequence":"additional","affiliation":[]},{"given":"R.","family":"Manner","sequence":"additional","affiliation":[]},{"given":"D.M.","family":"Gavrila","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Real-Time Morphology Processing Using Highly parallel 2-D Cellular Automata CAM 2","volume":"9","author":"ikenaga","year":"2000","journal-title":"IEEE Transactions on Image Processing"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/S0734-189X(86)80047-0"},{"key":"ref10","article-title":"The FPGA Development System CHDL","author":"kornmesser","year":"2001","journal-title":"Proceedings of the 2001 Symposium on FPGAs for Custom Computing Machines"},{"key":"ref6","first-page":"382","article-title":"A 800 Mpixel\/sec Reconfigurable Image Correlator on XC6216","author":"kean","year":"1997","journal-title":"Proc FPL 97"},{"article-title":"RACE-1 - A PCI-64 based High Performance FPGA Co-Processor","year":"2002","author":"kugel","key":"ref11"},{"key":"ref5","first-page":"213","article-title":"FPGAs zur Echtzeit-Bildverarbeitung mit 1D\/2D-FIR-Filteroperationen","author":"dillinger","year":"2000","journal-title":"Image Processing and Machine Vision VDI Berichte 1572 Düsseldorf"},{"article-title":"Real Time Image Rotation and Resizing, Algorithms and Implementations","year":"1999","author":"turney","key":"ref12"},{"key":"ref8","first-page":"402","article-title":"MicroEnable - A Reconfigurable FPGA Coprocessor","author":"brosch","year":"1998","journal-title":"4th Workshop Electronics for LHC Experiments"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564749"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.1999.791202"},{"key":"ref9","first-page":"250","article-title":"Schnelle Berechnung von 2-D FIR-Filteroperationen mittels FPGA-Coprozessor mEnable","author":"hezel","year":"1999","journal-title":"W F örstner E A Hrsg Mustererkennung 1999 21 DAGM Symposium Springer"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPR.1998.711175"}],"event":{"name":"10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2002","acronym":"FPGA-02","location":"Napa, CA, USA"},"container-title":["Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8168\/24313\/01106664.pdf?arnumber=1106664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T22:14:39Z","timestamp":1489443279000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106664\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpga.2002.1106664","relation":{},"subject":[]}}