{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:59:49Z","timestamp":1759147189902},"reference-count":29,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpga.2002.1106667","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T00:51:07Z","timestamp":1056588667000},"page":"121-130","source":"Crossref","is-referenced-by-count":16,"title":["GRIP: a reconfigurable architecture for host-based gigabit-rate packet processing"],"prefix":"10.1109","author":[{"given":"P.","family":"Bellows","sequence":"first","affiliation":[]},{"given":"J.","family":"Flidr","sequence":"additional","affiliation":[]},{"given":"T.","family":"Lehman","sequence":"additional","affiliation":[]},{"given":"B.","family":"Schott","sequence":"additional","affiliation":[]},{"given":"K.D.","family":"Underwood","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-45439-X_15","article-title":"Experimental testing of the gigabit ipsec-compliant implementations of rijndael and triple-des using slaac-1v fpga accelerator board","author":"chodowiec","year":"2001","journal-title":"Proceedings of the 4th Internation Information Security Conference"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360309"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPDC.1999.805312"},{"article-title":"Algorithm specification","year":"0","author":"daemen","key":"ref13"},{"key":"ref14","article-title":"A comparative study of performance of aes candidates using fpgas","author":"dandalis","year":"2000","journal-title":"The Third Advanced Encryption Standard (AES3) Candidate Conference"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903400"},{"key":"ref16","article-title":"An fpga implementation and performance evaluation of the aes block cipher candidate algorithm finalists","author":"elbirt","year":"2000","journal-title":"The Third Advanced Encryption Standard (AES3) Candidate Conference"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.17487\/rfc2401"},{"key":"ref18","article-title":"Some ipsec performance indications","author":"keromytis","year":"2001","journal-title":"52rd Internet Engineering Taskforce meeting IPsec WG"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903399"},{"key":"ref28","article-title":"Acceleration of a 2D-FFT on an adaptable computing cluster","author":"underwood","year":"2001","journal-title":"Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"},{"year":"0","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305202"},{"year":"0","key":"ref3"},{"journal-title":"Syskonnect gigabit ethernet card","year":"0","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTR.2001.959980"},{"year":"0","key":"ref5"},{"journal-title":"Nist's efficiency testing for round1 aes candidates Technical report","year":"1999","key":"ref8"},{"journal-title":"XMACII chipset","year":"0","key":"ref7"},{"journal-title":"FreeS\/WAN IPsec implementation","year":"0","key":"ref2"},{"key":"ref9","first-page":"140","article-title":"Performance of protocols","year":"2000","journal-title":"Security Protocols 7th International Workshop"},{"journal-title":"Advanced Encryption Standard Development Effort","year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624602"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803676"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-44709-1_7","article-title":"High performance single-chip fpga rijndael algorithm implementations","author":"mcloone","year":"2001","journal-title":"Cryptographic Hardware and Embedded Systems CHES 2001 Third International Workshop"},{"key":"ref24","first-page":"113","article-title":"High performance DES encryption in Virtex FPGAs using JBits","author":"patterson","year":"2000","journal-title":"Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/237578.237634"},{"key":"ref26","doi-asserted-by":"crossref","DOI":"10.1145\/582034.582091","article-title":"Emp: Zero-copy os-bypass nic-driven gigabit ethernet message passing","author":"shivam","year":"2001","journal-title":"Proceedings of the 2001 Conference on Supercomputing"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/192007.192062"}],"event":{"name":"10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2002","acronym":"FPGA-02","location":"Napa, CA, USA"},"container-title":["Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8168\/24313\/01106667.pdf?arnumber=1106667","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:45:39Z","timestamp":1497566739000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106667\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/fpga.2002.1106667","relation":{},"subject":[]}}