{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,12]],"date-time":"2025-04-12T05:47:28Z","timestamp":1744436848915},"reference-count":28,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpga.2002.1106669","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"143-151","source":"Crossref","is-referenced-by-count":17,"title":["Using on-chip configurable logic to reduce embedded system software energy"],"prefix":"10.1109","author":[{"given":"G.","family":"Stitt","sequence":"first","affiliation":[]},{"given":"B.","family":"Grattan","sequence":"additional","affiliation":[]},{"given":"J.","family":"Villarreal","sequence":"additional","affiliation":[]},{"given":"F.","family":"Vahid","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765937"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.604077"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666233"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309896"},{"journal-title":"Intel StrongARM 1110 processor","year":"0","key":"ref15"},{"journal-title":"Intel XScale Processor","year":"0","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008872518365"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1145\/344166.344610","article-title":"a low power unified cache architecture providing power and performance flexibility","author":"malik","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"year":"0","key":"ref19"},{"year":"2002","key":"ref28","article-title":"Virtex-II Pro Platform FGPA Handbook"},{"journal-title":"E5 Press Release","year":"0","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477415"},{"year":"0","author":"atmel","key":"ref3"},{"journal-title":"Specification and Design of Embedded Systems","year":"1994","author":"gajski","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008857008151"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968593"},{"key":"ref7","first-page":"188","article-title":"The Design of a Low Energy FPGA Varghese George","author":"george","year":"0","journal-title":"ISLPED 1999"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.204677"},{"key":"ref9","article-title":"Compiling for hybrid RISC\/FPGA architectures","author":"gokhale","year":"0","journal-title":"IEEE Symposium on FPGAs for Custom Computing Machines FCCM '98"},{"year":"2001","key":"ref1","article-title":"ARM-Based Embedded Processor PLDs"},{"journal-title":"Synopsys","year":"0","key":"ref20"},{"key":"ref22","first-page":"30","article-title":"Hardware\/Software Partitioning of Embedded System in OCAPI-xl","author":"vanmeerbeeck","year":"2001","journal-title":"International Symposium on Hardware\/Software Codesign"},{"year":"0","key":"ref21"},{"journal-title":"Virtex Power Estimator","year":"0","key":"ref24"},{"key":"ref23","article-title":"Loop Analysis of Embedded Applications","author":"villarreal","year":"2001","journal-title":"UC Riverside Technical Report UCR-CSE-01-03"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694918"},{"year":"2000","key":"ref25","article-title":"Virtex Power Estimator User Guide"}],"event":{"name":"10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2002","acronym":"FPGA-02","location":"Napa, CA, USA"},"container-title":["Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8168\/24313\/01106669.pdf?arnumber=1106669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,24]],"date-time":"2018-02-24T19:34:23Z","timestamp":1519500863000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106669\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/fpga.2002.1106669","relation":{},"subject":[]}}