{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T04:45:48Z","timestamp":1755837948254,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpga.2002.1106670","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"152-160","source":"Crossref","is-referenced-by-count":23,"title":["Queue machines: hardware compilation in hardware"],"prefix":"10.1109","author":[{"given":"H.","family":"Schmit","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Levine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Ylvisaker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Transmeta Breaks ×86 Low-Power Barrier","volume":"14","author":"halfhill","year":"2000","journal-title":"Microprocessor Report"},{"key":"ref11","article-title":"Intel's P6 Uses Decoupled Superscalar Design","volume":"9","author":"gwennap","year":"1995","journal-title":"Microprocessor Report"},{"key":"ref12","article-title":"Using Queues for Register File Organization in VLIW Architectures","author":"fernandes","year":"1997","journal-title":"Technical Report ECS-CSG 29-97"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566447"},{"key":"ref14","first-page":"16","article-title":"Dynamic Vectorization: A Mechanism for Exploiting Far-Flung ILP in Ordinary Programs","author":"vajapeyam","year":"1999","journal-title":"International Symposium on Computer Architecture"},{"year":"0","key":"ref4","article-title":"Parallel and Sequential XPP Processing Models"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539795280287"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/327070.327367"},{"key":"ref5","article-title":"Level Planarity Testing in Linear Time","author":"j\u00fcnger","year":"1999","journal-title":"Technical Report"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753334"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.1999.799499"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707889"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"journal-title":"The Java Virtual Machine Specification","year":"1999","author":"lindholm","key":"ref9"}],"event":{"name":"10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2002","acronym":"FPGA-02","location":"Napa, CA, USA"},"container-title":["Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8168\/24313\/01106670.pdf?arnumber=1106670","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:59:16Z","timestamp":1489427956000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106670\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpga.2002.1106670","relation":{},"subject":[]}}