{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T13:56:37Z","timestamp":1761486997945},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpga.2002.1106675","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"205-215","source":"Crossref","is-referenced-by-count":29,"title":["Hardware-assisted fast routing"],"prefix":"10.1109","author":[{"given":"A.","family":"DeHon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Wawrzynek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275133"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296442"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"ref13","article-title":"Cyclic Segmented Parallel Prefix","author":"kuszmaul","year":"1998","journal-title":"UltraScalar Memo 1 Yale"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1999.797266"},{"key":"ref4","article-title":"Stream Computations Organized for Reconfigurable Execution (SCORE): Introduction and Tutorial","author":"caspi","year":"2000","journal-title":"short version appears in FPL'2000 (LNCS 1896)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296449"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329201"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624617"},{"key":"ref8","article-title":"Negotiated A* Routing for FPGAs","author":"tessier","year":"1998","journal-title":"Proc Can Workshop Field Program Devices"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275134"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275132"},{"key":"ref1","first-page":"196","article-title":"Analysis of QuasiStatic Scheduling Techniques in a Virtualized Reconfigurable Machine","author":"markovskiy","year":"2002","journal-title":"Proc Int l Symp Field-Programmable Gate Arrays"},{"journal-title":"Fast Place and Route Approaches for FPGAs","year":"1999","author":"tessier","key":"ref9"}],"event":{"name":"10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2002","acronym":"FPGA-02","location":"Napa, CA, USA"},"container-title":["Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8168\/24313\/01106675.pdf?arnumber=1106675","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:06:51Z","timestamp":1489428411000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106675\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpga.2002.1106675","relation":{},"subject":[]}}