{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:38:54Z","timestamp":1742380734466,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpga.2002.1106676","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"219-228","source":"Crossref","is-referenced-by-count":20,"title":["Optimum wordlength allocation"],"prefix":"10.1109","author":[{"given":"G.A.","family":"Constantinides","sequence":"first","affiliation":[]},{"given":"P.Y.K.","family":"Cheung","sequence":"additional","affiliation":[]},{"given":"W.","family":"Luk","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1145\/307418.307503","article-title":"A methodology and design environment for DSP ASIC fixed point refinement","author":"cmar","year":"1999","journal-title":"Proc Design Automation and Test in Europe"},{"year":"0","key":"ref11","article-title":"Signal processing worksystem"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803686"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707898"},{"journal-title":"Xilinx Inc San Jose Field Programmable Gate Arrays","year":"1998","key":"ref14"},{"article-title":"High Level Synthesis and Word Length Optimization of Digital Signal Processing Systems","year":"2001","author":"constantinides","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.858687"},{"journal-title":"Computer Arithmetic Algorithms and Hardware Designs","year":"2000","author":"parhami","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/el:19991375"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915108"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727023"},{"article-title":"Bonsaig","year":"0","author":"hafer","key":"ref6"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"921","DOI":"10.1109\/43.936374","article-title":"Combined word-length optimization and high-level synthesis of digital signal processing systems","volume":"20","author":"kum","year":"2001","journal-title":"IEEE Trans Computer Aided Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2000.910977"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-9659(01)00107-0"},{"journal-title":"Digital Signal Processing","year":"1998","author":"mitra","key":"ref2"},{"key":"ref1","article-title":"The multiple wordlength paradigm","author":"constantinides","year":"2001","journal-title":"Proc IEEE Symposium on Field Programmable Custom Computing Machines"},{"key":"ref9","article-title":"Bitwidth analysis with application to silicon compilation","author":"stephenson","year":"2000","journal-title":"Proc SIGPLAN Conf Programming Language Design and Implementation"},{"journal-title":"Integer Programming","year":"1972","author":"garfinkel","key":"ref20"},{"article-title":"Raster image processing on the TMS320C7X VLIW DSP","year":"0","author":"evans","key":"ref21"}],"event":{"name":"10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2002","acronym":"FPGA-02","location":"Napa, CA, USA"},"container-title":["Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8168\/24313\/01106676.pdf?arnumber=1106676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,8]],"date-time":"2021-06-08T04:32:26Z","timestamp":1623126746000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106676\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/fpga.2002.1106676","relation":{},"subject":[]}}