{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:33:02Z","timestamp":1725701582178},"reference-count":5,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpga.2002.1106681","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"273-274","source":"Crossref","is-referenced-by-count":3,"title":["On sparse matrix-vector multiplication with FPGA-based system"],"prefix":"10.1109","author":[{"given":"H.","family":"ElGindy","sequence":"first","affiliation":[]},{"family":"Yen-Liang Shue","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"ref4"},{"key":"ref3","article-title":"Self configuring binary multipliers for LUT addressable FPGAs","author":"wojko","year":"1998","journal-title":"Proceedings of 6th PART Conference"},{"article-title":"Advanced matrix-vector processing with FPGA-based systems","year":"2001","author":"shue","key":"ref5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1155\/1999\/32697"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(89)90058-3"}],"event":{"name":"10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2002","acronym":"FPGA-02","location":"Napa, CA, USA"},"container-title":["Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8168\/24313\/01106681.pdf?arnumber=1106681","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:22:04Z","timestamp":1489425724000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106681\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/fpga.2002.1106681","relation":{},"subject":[]}}