{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:40:53Z","timestamp":1725547253081},"reference-count":5,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpga.2002.1106683","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"277-278","source":"Crossref","is-referenced-by-count":1,"title":["RACER - a rapid prototyping accelerator for pulsed neural networks"],"prefix":"10.1109","author":[{"given":"C.","family":"Grassmann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.K.","family":"Anlauf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"MASPINN: Novel Concepts for a Neuro-Accelerator for Spiking Neural Networks","author":"schoenauer","year":"1998","journal-title":"VIDYNN'98"},{"key":"ref3","article-title":"Spikes: Exploring the neural code series","author":"rieke","year":"1997","journal-title":"Computational Neuroscience"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MN.1999.758882"},{"key":"ref2","article-title":"A Datapath Synthesis System for the Reconfigurable Datapath Architecture","author":"kress","year":"1995","journal-title":"Proc of ASP-DAC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MNNFS.1996.493796"}],"event":{"name":"10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2002","acronym":"FPGA-02","location":"Napa, CA, USA"},"container-title":["Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8168\/24313\/01106683.pdf?arnumber=1106683","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:16:23Z","timestamp":1489425383000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106683\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/fpga.2002.1106683","relation":{},"subject":[]}}