{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:40:45Z","timestamp":1725554445709},"reference-count":5,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpga.2002.1106690","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"295-296","source":"Crossref","is-referenced-by-count":6,"title":["System-level modelling and implementation technique for run-time reconfigurable systems"],"prefix":"10.1109","author":[{"given":"T.","family":"Rissa","sequence":"first","affiliation":[]},{"given":"M.","family":"Vasilko","sequence":"additional","affiliation":[]},{"given":"J.","family":"Niittylahti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"OCAPI-xl Unified modeling and refinement of hardware and software - info sheet","year":"2000","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.2001.933849"},{"key":"ref5","first-page":"371","article-title":"A hybrid prototyping platform for dynamically reconfigurable designs","author":"rissa","year":"2000","journal-title":"Proc 10th Int Workshop on Field-Programmable Logic and Applications"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1007\/3-540-60294-1_112","article-title":"Compiling Ruby into FPGAs","author":"guo","year":"1995","journal-title":"Proc Int'l Workshop on Field-Programmable Logic and Applications"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20010579"}],"event":{"name":"10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2002","acronym":"FPGA-02","location":"Napa, CA, USA"},"container-title":["Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8168\/24313\/01106690.pdf?arnumber=1106690","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:45:40Z","timestamp":1497552340000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106690\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/fpga.2002.1106690","relation":{},"subject":[]}}