{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T14:01:08Z","timestamp":1725631268859},"reference-count":6,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpga.2002.1106694","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"303-304","source":"Crossref","is-referenced-by-count":3,"title":["The effects of datapath placement and C-slow retiming on three computational benchmarks"],"prefix":"10.1109","author":[{"given":"N.","family":"Weaver","sequence":"first","affiliation":[]},{"given":"J.","family":"Wawrzynek","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/FPGA.2000.903401"},{"key":"ref3","article-title":"Optimizing synchronous circuitry by retiming","author":"leiserson","year":"1993","journal-title":"Third Caltech Conference on VLSI"},{"year":"1999","article-title":"Virtex Series FPGAs","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/296399.296442"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1109\/FPGA.1996.242543","article-title":"Structure design and implementation — a strategy for implementing regular datapaths on fpgas","author":"koch","year":"1996","journal-title":"Proc Int l Symp Field-Programmable Gate Arrays"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/275107.275132"}],"event":{"acronym":"FPGA-02","name":"10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2002","location":"Napa, CA, USA"},"container-title":["Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8168\/24313\/01106694.pdf?arnumber=1106694","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:45:40Z","timestamp":1497552340000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106694\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/fpga.2002.1106694","relation":{},"subject":[]}}