{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T19:49:49Z","timestamp":1725652189309},"reference-count":32,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpga.2003.1227250","type":"proceedings-article","created":{"date-parts":[[2003,10,31]],"date-time":"2003-10-31T14:39:17Z","timestamp":1067611157000},"page":"143-152","source":"Crossref","is-referenced-by-count":0,"title":["Adaptive fault recovery for networked reconfigurable systems"],"prefix":"10.1109","author":[{"family":"Weifeng Xu","sequence":"first","affiliation":[]},{"given":"R.","family":"Ramanarayanan","sequence":"additional","affiliation":[]},{"given":"R.","family":"Tessier","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","article-title":"Permanent Fault Repair for FPGAs through Graceful Degradation","author":"yu","year":"2001","journal-title":"Proceedings IEEE International Conference on Dependable Systems and Networks Fast Abstracts"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"240","DOI":"10.1109\/TEST.2001.966639","article-title":"On-line Testing and Recovery in TMR Systems for Real-Time Application","author":"yu","year":"2001","journal-title":"Proceedings IEEE International Test Conference"},{"key":"ref30","first-page":"363","article-title":"TEA: A Tiny Encryption Algorithm","author":"wheeler","year":"1994","journal-title":"Proc Int Workshop Fast Software Encrypt"},{"key":"ref10","first-page":"48","article-title":"Internet Connected FPL","author":"fallside","year":"2000","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"key":"ref11","article-title":"A Java-Based Interface for Reconfigurable Computing","author":"guccione","year":"1999","journal-title":"Proceedings Second Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/DATE.2002.998421"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/12.656073"},{"year":"0","author":"harris","journal-title":"Personal communication","key":"ref14"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ICCAD.2000.896517"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TCAD.2002.804108"},{"key":"ref17","article-title":"Column-Based Precompiled Configuration Techniques for FPGA Fault Tolerance","author":"huang","year":"2001","journal-title":"Proceedings IEEE Symposium on Field-Programmable Custom Computing Machines"},{"key":"ref18","first-page":"874","article-title":"JRoute: A Run-Time Routing API for FPGA Hardware","author":"keller","year":"2000","journal-title":"Proc 11th Reconfigurable Architectures Workshop"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1145\/329166.329205"},{"key":"ref28","first-page":"141","article-title":"A Search-Based Bump-and-Refit Approach to Incremental Routing for ECO Applications in FP-GAs","author":"verma","year":"2001","journal-title":"Proceedings IEEE\/ACM International Conference on Computer-Aided Design"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1007\/978-1-4615-5145-4"},{"year":"2000","journal-title":"DM11 Data Sheet","key":"ref27"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1145\/329166.329203","article-title":"Automatic Generation of FPGA Routing Architectures from High-Level Descriptions","author":"betz","year":"2000","journal-title":"Proc ACM\/SIGDA Int'l Symp Field-Programmable Gate Arrays"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/43.273754"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/FTCS.1991.146637"},{"year":"2000","author":"brown","journal-title":"ActivePerl Developer's Guide","key":"ref5"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1007\/3-540-63465-7_219","article-title":"Partial Reconfiguration of FPGA Mapped Designs with Applications to Fault Tolerance and Reconfigurable Computing","author":"emmert","year":"1997","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/92.475966"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A New Packing, Placement, and Routing Tool for FPGA Research","author":"betz","year":"1997","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"key":"ref9","first-page":"302","article-title":"Incremental Routing in FP-GAs","author":"emmert","year":"1998","journal-title":"Proc IEEE Int Conf ASIC"},{"year":"2002","journal-title":"MaxPlus2 Users Guide","key":"ref1"},{"key":"ref20","article-title":"Using Edif2Blif, Version 1.0","author":"leventis","year":"1998","journal-title":"Technical Report"},{"year":"1992","author":"sentovich","journal-title":"SIS A System for Sequential Circuit Analysis","key":"ref22"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/54.825675"},{"key":"ref24","article-title":"Effective Use of Networked Reconfigurable Resources","author":"staicu","year":"2001","journal-title":"Proceedings Military Applications of Programmable Logic Devices"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/FPGA.2000.903405"},{"key":"ref26","first-page":"14","article-title":"Negotiated A* Routing for FPGAs","author":"tessier","year":"1998","journal-title":"Proc Canadian Workshop Field-Programmable Devices"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1145\/275107.275134"}],"event":{"acronym":"FPGA-03","name":"11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2003","location":"Napa, CA, USA"},"container-title":["11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8700\/27544\/01227250.pdf?arnumber=1227250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,27]],"date-time":"2023-04-27T10:50:13Z","timestamp":1682592613000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1227250\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/fpga.2003.1227250","relation":{},"subject":[]}}