{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:23:53Z","timestamp":1725567833610},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515691","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T17:27:51Z","timestamp":1129138071000},"page":"7-12","source":"Crossref","is-referenced-by-count":4,"title":["A reconfigurable instruction memory hierarchy for embedded systems"],"prefix":"10.1109","author":[{"family":"Zhiguo Ge","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hock Beng Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Weng Fai Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"year":"2004","author":"han","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645824"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337559"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/93542.93550"},{"key":"12","first-page":"171","article-title":"Efficient procedure mapping using cache line coloring","author":"hashemi","year":"1997","journal-title":"Proc 1997 Conf on Prog Lang Design and Impie (PLDI '97)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5107-2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2849-1"},{"key":"10","article-title":"Instruction buffering exploration for low energy embedded processors","author":"aa","year":"2003","journal-title":"Proc Int Workshop Power Timing Modeling Optim Simul"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998306"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269069"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"4","first-page":"214","article-title":"Reconfigurable caches and their application to media processing","author":"ranganathan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012701"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/348019.348570"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515691.pdf?arnumber=1515691","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T20:05:10Z","timestamp":1489521910000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515691\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515691","relation":{},"subject":[]}}