{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T00:44:08Z","timestamp":1725669848398},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515693","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T17:27:51Z","timestamp":1129138071000},"page":"19-24","source":"Crossref","is-referenced-by-count":6,"title":["FPGA PLB evaluation using quantified boolean satisfiability"],"prefix":"10.1109","author":[{"given":"A.C.","family":"Ling","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.P.","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.D.","family":"Brown","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"},{"key":"14","doi-asserted-by":"crossref","first-page":"442","DOI":"10.1145\/774572.774637","article-title":"Conflict driven learning in a quantified boolean satisfiability solver","author":"zhang","year":"2002","journal-title":"ICCAD '02 Proceedings of the 2002 IEEE\/ACM international conference on Computer-aided design"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/11527695_23"},{"journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version","year":"1991","author":"yang","key":"12"},{"journal-title":"Arrow Electronics","year":"0","key":"3"},{"journal-title":"Virtex-II Complete Data Sheet Ver 3 3","year":"2004","key":"2"},{"journal-title":"Component Selector Guide Ver 14 0","year":"2004","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1993.410655"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"5","first-page":"213","article-title":"On area\/depth trade-off in LUT-based FPGA technology mapping","year":"1993","journal-title":"Design Automation Conference"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.945303"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/54.765206"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515693.pdf?arnumber=1515693","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,30]],"date-time":"2019-03-30T21:26:52Z","timestamp":1553981212000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515693\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515693","relation":{},"subject":[]}}