{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:15:54Z","timestamp":1730222154374,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515695","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T13:27:51Z","timestamp":1129123671000},"page":"31-38","source":"Crossref","is-referenced-by-count":6,"title":["Post-placement BDD-based decomposition for FPGAs"],"prefix":"10.1109","author":[{"given":"V.","family":"Manohararajah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.P.","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.D.","family":"Brown","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"7","article-title":"Mixing Buffers an Pass Transistors in FPGA Routing Architectures","author":"eng","year":"2001","journal-title":"Proc ACM Int'l Symp FPGAs"},{"journal-title":"Altera Stratix Device Handbook (Complete Two-Volume Set) v","year":"0","key":"ref11"},{"journal-title":"Altera Stratix Device Handbook (Complete Two-Volume Set) v","year":"0","key":"ref12"},{"key":"ref13","first-page":"114","article-title":"Post Placement Functional Decomposition for FP GAs","author":"mano araraja","year":"2004","journal-title":"Proceedings of the International Workshop on Logic Synthesis"},{"key":"ref14","first-page":"7","article-title":"Incremental Placement for Layout Driven Optimizations on FPGAs","author":"sing","year":"1979","journal-title":"Pro- ceedings of ICCAD"},{"key":"ref15","article-title":"Timing Analysis of Computer Hardware","author":"hitc cock","year":"1998","journal-title":"IBM Journal of Research and Development"},{"key":"ref16","first-page":"7","article-title":"T e Decomposition of Switcing Functions","author":"as en urst","year":"1999","journal-title":"Proc Int Symp Theory of Switching Functions"},{"key":"ref17","first-page":"8","article-title":"A Generalize Tree Circuit","volume":"9","author":"curtis","year":"0","journal-title":"Journal of the ACM"},{"key":"ref18","first-page":"7","article-title":"Dynamic Variable Or ering for Or ere Binary Decision Diagrams","author":"ru ell","year":"1999","journal-title":"ICCAD Proceedings"},{"key":"ref19","first-page":"977","article-title":"OBDD Base Functional Decomposition: Algorit ms an Implementation","author":"lai","year":"1999","journal-title":"IEEE Trans on Computer Aided Design"},{"key":"ref4","article-title":"Layout base Logic Decomposition for Timing Optimization","author":"lian","year":"1999","journal-title":"Proc ASPDAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266313"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288591"},{"key":"ref5","article-title":"Timing Driven Placement in Interaction wit Netlist Transfor mations","author":"stenz","year":"1997","journal-title":"ISPD Proceedings"},{"key":"ref8","article-title":"Integrate Retiming an Placement for Fiel Programmable Gate Arrays","author":"sing","year":"1997","journal-title":"Proceedings of the ACM Int Syposium on FPGAs"},{"key":"ref7","first-page":"7","article-title":"A Met o ology an Algo rit ms for Post Placement Delay Optimization","author":"kannan","year":"1999","journal-title":"DAC Pro-ceedings"},{"key":"ref2","article-title":"A Jagannathan and J Cong Placement Driven Technology Mapping or LUT Based FPGAs","author":"lin","year":"0","journal-title":"Proceedings of the ACM Int Syposium on FPGAs"},{"key":"ref1","article-title":"Layout Driven Logic Restructuring Decomposition","author":"pedram","year":"1997","journal-title":"ICCAD Proceedings"},{"key":"ref9","article-title":"Using Logic Duplication to 1m prove Performance in FPGAs","author":"sc abas","year":"0","journal-title":"Proceedings of the ACM Int Syposium on FPGAs"},{"key":"ref20","first-page":"8","article-title":"BDS: A BDD Base Logic Op timization System","author":"yang","year":"1987","journal-title":"IEEE Trans on Computer Aided Design"},{"key":"ref22","first-page":"7","article-title":"Logic Synt esis for Look Up Table Base FPGAs Using Functional Decomposition an Boolean Resubstitution","volume":"8 d","author":"sawa a","year":"1997","journal-title":"IEICE Trans Inf & Syst"},{"key":"ref21","first-page":"7 7","article-title":"A Boolean Approac to Performance Directe Tec nology Mapping for LUT Base FPGA Designs","author":"legl","year":"1999","journal-title":"DAC Proceedings"},{"key":"ref23","article-title":"BDD Base Logic Syn t esis for LUT Base FPGAs","volume":"7","author":"vemuri","year":"0","journal-title":"ACM Transactions on Design Automation of Electronic Systems"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515695.pdf?arnumber=1515695","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T17:33:56Z","timestamp":1489512836000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515695\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515695","relation":{},"subject":[]}}