{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:07:17Z","timestamp":1729631237469,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515700","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T17:27:51Z","timestamp":1129138071000},"page":"65-70","source":"Crossref","is-referenced-by-count":2,"title":["Applying the small-world network to routing structure of FPGAs"],"prefix":"10.1109","author":[{"given":"H.","family":"Tsukiashi","sequence":"first","affiliation":[]},{"given":"M.","family":"Iida","sequence":"additional","affiliation":[]},{"given":"T.","family":"Sueyoshi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"Logic synthesis and optimization benchmarks, version 3.0","author":"yang","year":"1991","journal-title":"Tech Rep"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"journal-title":"VPR and T-VPack User's Manual (Version 4 30)","year":"2000","author":"betz","key":"18"},{"key":"15","first-page":"210","article-title":"A diagonal interconnect architecture and its application to RISC core design","author":"i","year":"2003","journal-title":"ISSCC Digest of Technical Papers"},{"journal-title":"X Initiative","year":"0","key":"16"},{"journal-title":"International Technology Roadmap for Semiconductors 2002 Update","year":"2002","key":"13"},{"key":"14","first-page":"60","article-title":"The small-world problem","volume":"2","author":"milgram","year":"1967","journal-title":"Psychology Today"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.827562"},{"journal-title":"Asuka Project","year":"0","key":"3"},{"key":"2","first-page":"17","article-title":"Issues of current LSI technology and an expectation for new system-level integration","author":"sakurai","year":"2001","journal-title":"Proc International Symposium on Advanced CMOS Devices"},{"journal-title":"Berkeley Predictive Technology Model (BPTM)","year":"0","key":"20"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"journal-title":"APEX20K programmable logic device family data sheet","year":"1999","key":"10"},{"journal-title":"The Programmable Logic Data Book 1998","year":"1998","key":"7"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3572-0","author":"brown","year":"1992","journal-title":"Field-Programmable Gate Arrays"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1515\/9780691188331","author":"watts","year":"1999","journal-title":"Small Worlds The Dynamics of Networks Between Order and Randomness"},{"year":"0","author":"project","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296428"},{"journal-title":"Virtex-II Platform FPGA Handbook","year":"2000","key":"8"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515700.pdf?arnumber=1515700","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,10]],"date-time":"2020-04-10T08:03:17Z","timestamp":1586505797000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515700\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515700","relation":{},"subject":[]}}