{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,27]],"date-time":"2025-09-27T13:54:06Z","timestamp":1758981246598},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515709","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T17:27:51Z","timestamp":1129138071000},"page":"118-123","source":"Crossref","is-referenced-by-count":7,"title":["Programmable numerical function generators: architectures and synthesis method"],"prefix":"10.1109","author":[{"given":"T.","family":"Sasao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Nagayama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.T.","family":"Butler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/12.795125"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1959.5222693"},{"journal-title":"Error Analysis for Programmable Numerical Function Generators","year":"0","author":"sasao","key":"13"},{"journal-title":"Scilab 3 0","year":"0","key":"14"},{"key":"11","first-page":"428","article-title":"A method to decompose multiple-output logic functions","author":"sasao","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"12","first-page":"422","article-title":"Application of LUT cascades to numerical function generators","author":"sasao","year":"2004","journal-title":"Proc Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI)"},{"key":"3","first-page":"466","article-title":"An optimization method in floating-point to fi xed-point conversion using positive and negative error analysis and sharing of operations","author":"doi","year":"2004","journal-title":"Proc Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI)"},{"key":"2","first-page":"136","article-title":"High-performance architectures for elementary function generation","author":"cao","year":"2001","journal-title":"Proc of the 15th IEEE Symp on Computer Arithmetic (ARITH'01)"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275139"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2003.1201413"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955056"},{"journal-title":"FORTRAN 77 Optimization Programming","year":"1991","author":"ibaraki","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1995.465382"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.3138\/FM57-6770-U75U-7727"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2646-6"},{"key":"8","doi-asserted-by":"crossref","first-page":"796","DOI":"10.1007\/978-3-540-45234-8_77","article-title":"Non-uniform segmentation for hardware function evaluation","author":"lee","year":"2003","journal-title":"Proc Intl Conf Field Programmable Logic and Appl"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515709.pdf?arnumber=1515709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T00:02:56Z","timestamp":1497657776000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515709\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515709","relation":{},"subject":[]}}