{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T23:58:53Z","timestamp":1725407933059},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515712","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T17:27:51Z","timestamp":1129138071000},"page":"136-141","source":"Crossref","is-referenced-by-count":5,"title":["Address generation for fpga rams for efficient implementation of real-time video processing systems"],"prefix":"10.1109","author":[{"given":"N.","family":"Lawal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Thornberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"O'Nils","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","article-title":"Automatic hardware synthesis of spatial memory models for real-time image processing systems","author":"norell","year":"2003","journal-title":"Proc of the 21th Norchip Conf"},{"key":"13","article-title":"A comparison between local and global memory allocation for FPGA implementation of real-time video processing systems","author":"o'nils","year":"2004","journal-title":"Proc Int Conf Signal and Electronic Systems"},{"journal-title":"Global Block Ram Allocation Algorithm For FPGA Implementation Of Real-Time Video Processing Systems","year":"2004","author":"lawal","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569409"},{"key":"12","first-page":"249","article-title":"Improved code optimization method utilizing memory addressing operation and its application to DSP compiler","author":"sugino","year":"1996","journal-title":"IEEE International Symposium on Circuits and Systems"},{"journal-title":"Using Block SelectRAM+ Memory in Spartan-II FPGAs","year":"2000","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1994.471684"},{"journal-title":"Digital Image Processing 2nd Edition","year":"2002","author":"gonzalez","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/92.386218"},{"key":"7","first-page":"928","article-title":"Memory allocation and mapping in high-level Synthesis - An integrated approach","author":"seo","year":"2003","journal-title":"IEEE Trans on VLSI syst"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76917"},{"key":"5","first-page":"344","article-title":"A memory addressing and access design for real time volue rendering","author":"doggett","year":"1999","journal-title":"Proc of IEEE Int Symp on Circuits and Systems"},{"journal-title":"Using Block RAM in Spartan-3 FPGAs","year":"2003","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/92.736141"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.703919"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515712.pdf?arnumber=1515712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T21:52:06Z","timestamp":1489528326000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515712\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515712","relation":{},"subject":[]}}