{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:29:47Z","timestamp":1761323387890,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515726","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T13:27:51Z","timestamp":1129123671000},"page":"223-228","source":"Crossref","is-referenced-by-count":70,"title":["Context saving and restoring for multitasking in reconfigurable systems"],"prefix":"10.1109","author":[{"given":"H.","family":"Kalte","sequence":"first","affiliation":[]},{"given":"M.","family":"Porrmann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393313"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303106"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253733"},{"key":"1","article-title":"System-on-programmable-chip approach enabling online fine-grained ID-placement","author":"kalte","year":"2004","journal-title":"Proc of the 11th Reconfigurable Architectures Workshop (RAW)"},{"key":"7","article-title":"PARBIT: A tool to transform bitfiles to implement partial reconfiguration of Field Programmable Gate Arrays (FPGAs)","volume":"wucs01 13","author":"horta","year":"2001","journal-title":"Tech Rep"},{"journal-title":"Preemptive Multitasking auf FPGA Prozessoren","year":"2001","author":"simmler","key":"6"},{"key":"5","article-title":"Multitasking on FPGA coprocessors","author":"simmler","year":"2000","journal-title":"Proc of the 10th International Workshop on Field Programmable Gate Arrays (FPL)"},{"key":"4","article-title":"JBits: A Java-based interface for reconfigurable computing","author":"guccione","year":"1999","journal-title":"Second Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD)"},{"key":"9","article-title":"Virtex series configuration architecture user guide","volume":"151","year":"2000","journal-title":"Xilinx Application Notes"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.380"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515726.pdf?arnumber=1515726","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T18:12:05Z","timestamp":1489515125000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515726\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515726","relation":{},"subject":[]}}