{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:50:02Z","timestamp":1725547802926},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515729","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T13:27:51Z","timestamp":1129123671000},"page":"241-246","source":"Crossref","is-referenced-by-count":4,"title":["Configurable hardware\/software architecture for data acquisition: implementation on FPGA"],"prefix":"10.1109","author":[{"given":"M.","family":"Bautista-Palacios","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Baldez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Sempere-Agullo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Cardells-Tormo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Molinet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Herms-Berenguer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.829484"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2002.1039578"},{"journal-title":"ARM7TDMI-S Rev 4 Technical Reference Manual","year":"2001","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IWSOC.2003.1213050"},{"journal-title":"MicroBlaze Processor Reference Guide","year":"2003","key":"7"},{"journal-title":"Nios II Processor Reference Handbook","year":"2004","key":"6"},{"journal-title":"Virtex-II Platform FPGAs Complete Data Sheet","year":"2004","key":"5"},{"key":"4","first-page":"1107","article-title":"A data acquisition reconfigurable coprocessor for virtual instrumentation applications","author":"valde?s","year":"2003","journal-title":"FPL 2003"},{"journal-title":"MIPS32? M4K? Processor Core Datasheet","year":"2003","key":"9"},{"journal-title":"OpenRISC 1200 IP Core Specification","year":"2001","key":"8"},{"journal-title":"White Paper","article-title":"The evolution of virtual instrumentation","year":"0","key":"11"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515729.pdf?arnumber=1515729","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T18:12:06Z","timestamp":1489515126000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515729\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515729","relation":{},"subject":[]}}