{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:29:48Z","timestamp":1761323388113},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515731","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T13:27:51Z","timestamp":1129123671000},"page":"255-262","source":"Crossref","is-referenced-by-count":21,"title":["Defect-tolerant fpga switch block and connection block with fine-grain redundancy for yield enhancement"],"prefix":"10.1109","author":[{"given":"A.J.","family":"Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.G.F.","family":"Lemieux","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360292"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"18","article-title":"Flexibility of interconnection structures in FPGAs","author":"rose","year":"0","journal-title":"J of Solid State Circuits"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4941-0"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275125"},{"key":"14","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1145\/329166.329205","article-title":"Tolerating operational faults in cluster-based FPGAs","author":"lakamraju","year":"2000","journal-title":"FPGA"},{"key":"11","article-title":"Introducing redundancy in FPGAs","author":"hatori","year":"1993","journal-title":"Custom Integrated Circuits Conference"},{"key":"12","article-title":"Column-based precompiled configuration technique for FPGA fault tolerance","author":"huang","year":"2001","journal-title":"Proc Field-Programmable Custom Computing Machines"},{"journal-title":"press release","article-title":"Altera's patented redundancy technology dramatically increases yields on high-density APEX 20KE devices","year":"2000","key":"3"},{"journal-title":"EasyPath Solutions","year":"2005","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/EH.2001.937949"},{"journal-title":"Technical Report","article-title":"Lgsynth93 benchmark set: Version 4.0","year":"1993","key":"1"},{"key":"10","first-page":"73","article-title":"Impact of CMOS process scaling and SOI on the soft error rates of logic processes","author":"hareland","year":"2001","journal-title":"IEEE Nuclear and Space Radiation Effects Conference"},{"key":"7","article-title":"Correcting singleevent upsets through Virtex partial configuration","author":"carmichael","year":"2000","journal-title":"Xilinx Application Notes XAPP216 (Vl 0)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046211"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046212"},{"year":"2000","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1999.802905"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2000.887151"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515731.pdf?arnumber=1515731","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T20:02:56Z","timestamp":1497643376000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515731\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515731","relation":{},"subject":[]}}