{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:08:05Z","timestamp":1729634885302,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515735","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T17:27:51Z","timestamp":1129138071000},"page":"281-286","source":"Crossref","is-referenced-by-count":0,"title":["Snow 2.0 IP core for trusted hardware"],"prefix":"10.1109","author":[{"family":"Wen Hai Fang","sequence":"first","affiliation":[]},{"given":"T.","family":"Johansson","sequence":"additional","affiliation":[]},{"given":"L.","family":"Spaanenburg","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","article-title":"Some results on correlations in the Bluetooth stream cipher","author":"ekdahl","year":"2000","journal-title":"Proceedings of 10th Joint Conference on Communications and Coding"},{"key":"2","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04722-4","author":"daemen","year":"2002","journal-title":"The Design of Rijndael"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832943"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MSECP.2003.1177003"},{"journal-title":"A Hardware Implementation for Stream Encryption Snow 2 0","year":"2005","author":"fang","key":"7"},{"key":"6","first-page":"411","article-title":"How to maximize software performance of symmetric primitives on pentium III and 4 processors","author":"matsui","year":"0","journal-title":"12th Fast Software Encryption Workshop Preproceedings"},{"key":"5","first-page":"121","article-title":"International Standards for stream ciphers: A Progress report","author":"mitchell","year":"2004","journal-title":"Proc State of the Art of Stream Ciphers Workshop"},{"journal-title":"On LFSR based Stream Ciphers Analysis and Design","year":"2003","author":"ekdahl","key":"4"},{"key":"9","first-page":"292","article-title":"An FPGA-based performance analysis of the unrolling, tiling and pipelining of the AES algorithm","volume":"2778","author":"saggese","year":"2003","journal-title":"LNCS"},{"key":"8","first-page":"54","article-title":"The need for speed, exploit ChipScope pro to debug your high-performance designs","author":"przybus","year":"0","journal-title":"Xcell Journal"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.807764"},{"journal-title":"Soft Compilation of A Floating-point Library","year":"2004","author":"andersson","key":"12"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515735.pdf?arnumber=1515735","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T00:02:56Z","timestamp":1497657776000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515735\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515735","relation":{},"subject":[]}}