{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:43:06Z","timestamp":1725554586435},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515736","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T17:27:51Z","timestamp":1129138071000},"page":"287-292","source":"Crossref","is-referenced-by-count":3,"title":["A novel asynchronous FPGA architecture design and its performance evaluation"],"prefix":"10.1109","author":[{"family":"Xin Jia","sequence":"first","affiliation":[]},{"given":"R.","family":"Vemuri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","article-title":"The CAD tools for a globally asynchronous locally synchronous FPGA architectures","author":"jia","year":"0","journal-title":"ICCD '05 for Review"},{"journal-title":"Self-Timed Field Programmable Gate Array Architectures","year":"1997","author":"payne","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640040"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968284"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296442"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.855983"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-60294-1_95","article-title":"Self-timed FPGA systems","author":"payne","year":"1995","journal-title":"Int Workshop Field Programmable Logic and Applications"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878271"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628884"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-45234-8_35","article-title":"Golbally asynchronous locally synchronous FPGA architectures","author":"royal","year":"2003","journal-title":"Int Workshop Field Programmable Logic and Applications"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914069"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515736.pdf?arnumber=1515736","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T00:02:56Z","timestamp":1497657776000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515736\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515736","relation":{},"subject":[]}}