{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:12:52Z","timestamp":1758892372230},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515738","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T17:27:51Z","timestamp":1129138071000},"page":"299-304","source":"Crossref","is-referenced-by-count":12,"title":["Gals systems prototyping using multiclock fpgas and asynchronous network-on-chips"],"prefix":"10.1109","author":[{"given":"J.","family":"Quartana","sequence":"first","affiliation":[]},{"given":"S.","family":"Renane","sequence":"additional","affiliation":[]},{"given":"A.","family":"Baixas","sequence":"additional","affiliation":[]},{"given":"L.","family":"Fesquet","sequence":"additional","affiliation":[]},{"given":"M.","family":"Renaudin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"Asynchronous FIFO for efficient and reliable synch\/asynch interfaces in GALS architectures","author":"quartana","year":"0","journal-title":"VLSI-SOC'05"},{"key":"22","doi-asserted-by":"crossref","first-page":"128","DOI":"10.1109\/ASYNC.2000.836990","article-title":"Priority arbiters","author":"bystrov","year":"2000","journal-title":"Proc 6th Int'l Symp Advanced Research in Asynchronous Circuits and Systems (ASYNC 00)"},{"key":"17","article-title":"Synchronization and arbitration","author":"ginosar","year":"2002","journal-title":"Proc of the ACiD Summer School on Asynchronous Circuit Design"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044298"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199169"},{"journal-title":"TIMA Internal Report ISRN TIMA-RR-02\/07\/01 - FR","article-title":"Asynchronous circuits design","year":"2002","key":"15"},{"key":"16","article-title":"Static implementation of QDI asynchronous primitives","author":"maurine","year":"2003","journal-title":"Proc 13th Int Workshop Power and Timing Modeling Optimization and Simulation"},{"key":"13","article-title":"Synthesis of QDI asynchronous circuits from DTL-style petri-net","author":"duc","year":"2002","journal-title":"IWLS-02 11th IEEE\/ACM Int Workshop on Logic & Synthesis"},{"key":"14","article-title":"TAST CAD tools: Tutorial","author":"duc","year":"2002","journal-title":"Int Symp on Advanced Research in Asynchronous Circuits and Systems ASYNC'02"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199167"},{"key":"12","first-page":"1","article-title":"Programming in VLSI: From communicating processes to delay-insensitive circuits","author":"martin","year":"1990","journal-title":"C A R Hoare Developments in Concurrency and Communication UT Year of Programming Series"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2004.1299307"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.10"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831476"},{"key":"2","article-title":"Modeling and design of asynchronous priority arbiters for on-chip communication systems","author":"rigaud","year":"2001","journal-title":"Proc of the VLSI-SOC'01 11th IFIP Int Conf on Very Large Scale Integration"},{"key":"1","article-title":"Is there hope for GALS in the future ?","author":"gu?rkaynak","year":"2004","journal-title":"Proc of the 4th Asynchronous Circuit Design Workshop (ACID 2004)"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915068"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.159"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199174"},{"journal-title":"CHip Area Network Simulation","year":"2002","author":"lovett","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044296"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046243"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-46117-5_6","article-title":"Implementing asynchronous circuits on LUT based FPGAs","author":"ho","year":"2002","journal-title":"Proc of the Field-programmable Logic and Applications Reconfigurable Computing Is Going Mainstream 12th Int Conference"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515738.pdf?arnumber=1515738","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T00:02:57Z","timestamp":1497657777000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515738\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515738","relation":{},"subject":[]}}