{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T08:51:58Z","timestamp":1742633518820,"version":"3.28.0"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515739","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T13:27:51Z","timestamp":1129123671000},"page":"305-310","source":"Crossref","is-referenced-by-count":27,"title":["A verilog RTL synthesis tool for heterogeneous FPGAs"],"prefix":"10.1109","author":[{"given":"P.","family":"Jamieson","sequence":"first","affiliation":[]},{"given":"J.","family":"Rose","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Blast Fpga","year":"2005","key":"19"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.48"},{"journal-title":"Xilinx ISE 7 Software Manuals and Help","year":"2004","key":"17"},{"journal-title":"Synplify Pro","year":"2003","key":"18"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275747"},{"key":"15","first-page":"79","article-title":"Socrates: A system for automatically synthesizing and optimizaing combinational logic","author":"gregory","year":"0","journal-title":"Proc 20th DAC"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2003.1211355"},{"volume":"1 3","journal-title":"Quartus II Handbook Volumes 1 2 and 3","year":"2004","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2004.1319911"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1989.56691"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1992.591107"},{"journal-title":"ACT 1 Series FPGAs","year":"1996","key":"12"},{"journal-title":"Design Compiler Fpga","year":"2004","key":"21"},{"journal-title":"Leanardospectrum","year":"2001","key":"20"},{"year":"0","key":"22"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968608"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968307"},{"key":"25","first-page":"31","article-title":"Sub-gemini: Identifying subcircuits using a fast subgraph isomorphism algorithm","author":"ohlrich","year":"1993","journal-title":"DAC"},{"key":"26","first-page":"1","article-title":"One-hot state machine design for FPGAs","author":"golson","year":"1993","journal-title":"3rd PLD Design Conference"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.571342"},{"journal-title":"Berkeley Logic Interchange Format (BLIF)","year":"1992","key":"28"},{"year":"0","key":"29"},{"journal-title":"Eclipse family data sheet","year":"2003","key":"3"},{"journal-title":"Virtex-II Pro Platform FPGAs","year":"2003","key":"2"},{"journal-title":"Plessey Semiconductor ERA60100 Advance Information Datasheet","year":"1990","key":"10"},{"journal-title":"Stratix Device Handbook","year":"2003","key":"1"},{"year":"0","key":"30"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/54.60604"},{"key":"6","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1109\/FPGA.1996.242541","article-title":"rasp: a general logic synthesis system for sram-based fpgas","author":"cong","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"},{"year":"0","key":"32"},{"key":"5","first-page":"7","author":"chen","year":"1992","journal-title":"Dagmap Graph-based Fpga Technology Mapping for Delay Optimization"},{"year":"0","key":"31"},{"key":"4","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1145\/127601.127670","article-title":"Chortle-crf: fast technology mapping for lookup table-based FPGAs","author":"francis","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"},{"journal-title":"The Programmable Gate Array Data Book","year":"1989","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515739.pdf?arnumber=1515739","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T20:02:57Z","timestamp":1497643377000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515739\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515739","relation":{},"subject":[]}}